MC68376BGMAB20 Freescale Semiconductor, MC68376BGMAB20 Datasheet - Page 190

• Manufacturer Part Number: MC68376BGMAB20
• Description: IC MCU 32BIT 8K ROM 160-QFP
• Manufacturer: Freescale Semiconductor
• Series: M683xxr

Specifications of MC68376BGMAB20

• Core Processor: CPU32
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 18
• Program Memory Type: ROMless
• Ram Size: 7.5K x 8
• Voltage - Supply (vcc/vdd): 4.75 V ~ 5.25 V
• Data Converters: A/D 16x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 160-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

8.6.4 Interrupt Arbitration Priority
8.7 Test Register
8.8 General-Purpose I/O Port Operation
8-8
MOTOROLA
data space accesses. The SUPV bit in QADCMCR designates the assignable space
as supervisor or unrestricted.
Attempts to read supervisor-only data space when the CPU32 is not in supervisor
mode causes a value of $0000 to be returned. Attempts to read assignable data space
when the CPU32 is not in supervisor mode and when the space is programmed as
supervisor space, causes a value of $FFFF to be returned. Attempts to write supervi-
sor-only or supervisor-assigned data space when the CPU32 is in user mode has no
effect.
The supervisor-only data space segment contains the QADC global registers, which
include QADCMCR, QADCTEST, and QADCINT. The supervisor/unrestricted space
designation for the CCW table, the result word table, and the remaining QADC
registers is programmable. Refer to D.5.1 QADC Module Configuration Register for
more information.
Each module that can request interrupts, including the QADC, has an interrupt arbitra-
tion number (IARB) field in its module configuration register. Each IARB field must
have a different non-zero value. During an interrupt acknowledge cycle, IARB permits
arbitration among simultaneous interrupts of the same priority level.
The reset value of IARB in the QADCMCR is $0. Initialization software must set the
IARB field to a non-zero value in order for QADC interrupts to be arbitrated. Refer to
D.5.1 QADC Module Configuration Register for more information.
The QADC test register (QADCTEST) is used only during factory testing of the MCU.
QADC port pins, when used as general-purpose input, are conditioned by a synchro-
nizer with an enable feature. The synchronizer is not enabled until the QADC decodes
an IMB bus cycle which addresses the port data register to minimize the high-current
effect of mid-level signals on the inputs used for analog signals. Digital input signals
must meet the input low voltage (V
PENDIX A ELECTRICAL CHARACTERISTICS. If an analog input pin does not meet
the digital input pin specifications when a digital port read operation occurs, an inde-
terminate state is read.
During a port data register read, the actual value of the pin is reported when its corre-
sponding bit in the data direction register defines the pin to be an input (port A only).
When the data direction bit specifies the pin to be an output, the content of the port
data register is read. By reading the latch which drives the output pin, software instruc-
tions that read data, modify it, and write the result, like bit manipulation instructions,
work correctly.
QUEUED ANALOG-TO-DIGITAL CONVERTER MODULE
IL
) or input high voltage (V
IH
) specifications in AP-
USER’S MANUAL
MC68336/376