MC68376BGMAB20 Freescale Semiconductor, MC68376BGMAB20 Datasheet - Page 12

• Manufacturer Part Number: MC68376BGMAB20
• Description: IC MCU 32BIT 8K ROM 160-QFP
• Manufacturer: Freescale Semiconductor
• Series: M683xxr

Specifications of MC68376BGMAB20

• Core Processor: CPU32
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 18
• Program Memory Type: ROMless
• Ram Size: 7.5K x 8
• Voltage - Supply (vcc/vdd): 4.75 V ~ 5.25 V
• Data Converters: A/D 16x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 160-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

Paragraph
11.5.8
11.5.9
11.5.10
11.6
11.6.1
11.6.1.1
11.6.1.2
11.6.1.3
11.6.1.4
11.6.2
11.6.2.1
11.6.2.2
11.6.2.3
11.6.2.4
11.6.2.5
11.6.3
12.1
12.2
12.3
12.4
12.5
12.6
12.7
12.8
12.9
13.1
13.2
13.3
13.4
13.4.1
13.4.1.1
13.4.1.2
13.4.1.3
13.4.1.4
13.4.1.5
13.4.1.6
xii
MOTOROLA
Host Interface Registers ........................................................................ 11-13
General .................................................................................................... 12-1
TPURAM Register Block ......................................................................... 12-1
TPURAM Array Address Mapping ........................................................... 12-1
TPURAM Privilege Level ......................................................................... 12-2
Normal Operation .................................................................................... 12-2
Standby Operation .................................................................................. 12-2
Low-Power Stop Operation ..................................................................... 12-3
Reset ....................................................................................................... 12-3
TPU Microcode Emulation ....................................................................... 12-3
General .................................................................................................... 13-1
External Pins ........................................................................................... 13-2
Programmer’s Model ............................................................................... 13-2
TouCAN Architecture .............................................................................. 13-3
SECTION 13 CAN 2.0B CONTROLLER MODULE (TouCAN)
Brushless Motor Commutation (COMM) ....................................... 11-12
Frequency Measurement (FQM) ................................................... 11-13
Hall Effect Decode (HALLD) .......................................................... 11-13
System Configuration Registers .................................................... 11-13
Channel Control Registers ............................................................ 11-15
Development Support and Test Registers .................................... 11-17
TX/RX Message Buffer Structure .................................................... 13-3
SECTION 12 STANDBY RAM WITH TPU EMULATION
Prescaler Control for TCR1 ................................................... 11-13
Prescaler Control for TCR2 ................................................... 11-14
Emulation Control .................................................................. 11-15
Low-Power Stop Control ....................................................... 11-15
Channel Interrupt Enable and Status Registers .................... 11-15
Channel Function Select Registers ....................................... 11-16
Host Sequence Registers ..................................................... 11-16
Host Service Registers .......................................................... 11-17
Channel Priority Registers .................................................... 11-17
Common Fields for Extended and Standard Format Frames . 13-4
Fields for Extended Format Frames ........................................ 13-5
Fields for Standard Format Frames ........................................ 13-5
Serial Message Buffers ........................................................... 13-6
Message Buffer Activation/Deactivation Mechanism .............. 13-6
Message Buffer Lock/Release/Busy Mechanism .................... 13-6
TABLE OF CONTENTS
(Continued)
Title
USER’S MANUAL
MC68336/376
Page