MC68376BGMAB20 Freescale Semiconductor, MC68376BGMAB20 Datasheet - Page 143

• Manufacturer Part Number: MC68376BGMAB20
• Description: IC MCU 32BIT 8K ROM 160-QFP
• Manufacturer: Freescale Semiconductor
• Series: M683xxr

Specifications of MC68376BGMAB20

• Core Processor: CPU32
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 18
• Program Memory Type: ROMless
• Ram Size: 7.5K x 8
• Voltage - Supply (vcc/vdd): 4.75 V ~ 5.25 V
• Data Converters: A/D 16x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 160-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

6.1 SRAM Register Block
6.2 SRAM Array Address Mapping
6.3 SRAM Array Address Space Type
MC68336/376
USER’S MANUAL
The standby RAM (SRAM) module consists of a control register block and a 4-Kbyte
array of fast (two bus cycle) static RAM. The SRAM is especially useful for system
stacks and variable storage. The SRAM can be mapped to any address that is a
multiple of the array size so long as SRAM boundaries do not overlap the module con-
trol registers (overlap makes the registers inaccessible). Data can be read/written in
bytes, words or long words. SRAM is powered by V
er-down, SRAM contents can be maintained by power from the V
switching between sources is automatic.
There are four SRAM control registers: the RAM module configuration register (RAM-
MCR), the RAM test register (RAMTST), and the RAM array base address registers
(RAMBAH/RAMBAL). To protect these registers from accidental modification, they are
always mapped to supervisor data space.
The module mapping bit (MM) in the SIM configuration register defines the most sig-
nificant bit (ADDR23) of the IMB address for each MC68336/376 module. Refer to
5.2.1 Module Mapping for information on how the state of MM affects the system.
The SRAM control register consists of eight bytes, but not all locations are
implemented. Unimplemented register addresses are read as zeros, and writes have
no effect. Refer to D.3 Standby RAM Module for register block address map and reg-
ister bit/field definitions.
Base address registers RAMBAH and RAMBAL are used to specify the SRAM array
base address in the memory map. RAMBAH and RAMBAL can only be written while
the SRAM is in low-power stop mode (RAMMCR STOP = 1) and the base address lock
(RAMMCR RLCK = 0) is disabled. RLCK can be written once only to a value of one.
This prevents accidental remapping of the array.
RASP[1:0] in RAMMCR determine the SRAM array address space type. The SRAM
module can respond to both program and data space accesses or to program space
accesses only. This allows code to be executed from RAM, and permits use of pro-
gram counter relative addressing mode for operand fetches from the array.
In addition, RASP[1:0] specify whether access to the SRAM module can be made in
supervisor mode only, or in either user or supervisor mode. If supervisor-only access
is specified, accesses in user mode are ignored by the SRAM control logic and can be
decoded externally.
SECTION 6 STANDBY RAM MODULE
STANDBY RAM MODULE
DD
in normal operation. During pow-
STBY
input. Power
MOTOROLA
6-1