HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 931

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
ISR—IRQ Status Register
Bit
Initial value
Read/Write
Note: * Can only be written with 0 for flag clearing.
:
:
:
R/(W)*
7
0
IRQ5 to IRQ0 interrupt request status indication
0
1
R/(W)*
6
0
[Clearing conditions]
• Cleared by reading IRQnF flag when IRQnF = 1, then writing 0
• When interrupt exception handling is executed when low-level
• When IRQn interrupt exception handling is executed when
• When the DTC is activated by an IRQn interrupt, and the DISEL
[Setting conditions]
• When IRQn input goes low when low-level detection is set
• When a falling edge occurs in IRQn input when falling edge
• When a rising edge occurs in IRQn input when rising edge
• When a falling or rising edge occurs in IRQn input when both-
to IRQnF flag
detection is set (IRQnSCB = IRQnSCA = 0) and IRQn input is
high
falling, rising, or both-edge detection is set (IRQnSCB = 1 or
IRQnSCA = 1)
bit in MRB of the DTC is cleared to 0
(IRQnSCB = IRQnSCA = 0)
detection is set (IRQnSCB = 0, IRQnSCA = 1)
detection is set (IRQnSCB = 1, IRQnSCA = 0)
edge detection is set (IRQnSCB = IRQnSCA = 1)
R/(W)*
IRQ5F
5
0
R/(W)*
IRQ4F
4
0
H'FE15
Rev. 5.00 Jan 10, 2006 page 905 of 1042
R/(W)*
IRQ3F
3
0
Appendix B Internal I/O Register
R/(W)*
IRQ2F
2
0
Interrupt Controller
R/(W)*
IRQ1F
REJ09B0275-0500
1
0
(n = 5 to 0)
R/(W)*
IRQ0F
0
0

Related parts for HD64F2623FA20J