HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 715

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
20.2
20.2.1
SCKCR is an 8-bit readable/writable register that performs clock output control, selection of
operation when the PLL circuit frequency multiplication factor is changed, and medium-speed
mode control.
SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bit 7— Clock Output Disable (PSTOP): Controls output.
Bits 6 to 4—Reserved: These bits are always read as 0 and cannot be modified.
Bit 3—Frequency Multiplication Factor Switching Mode Select (STCS): Selects the operation
when the PLL circuit frequency multiplication factor is changed.
Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0): These bits select the bus master
clock.
Bit 7
PSTOP
0
1
Bit 3
STCS
0
1
Bit
Initial value
R/W
Register Descriptions
System Clock Control Register (SCKCR)
High-speed Mode,
Medium-Speed Mode
Fixed high
Description
Specified multiplication factor is valid after transition to software standby mode
Specified multiplication factor is valid immediately after STC bits are rewritten
:
:
:
output (initial value)
PSTOP
R/W
7
0
6
0
Sleep Mode
Fixed high
5
0
output
Description
4
0
Rev. 5.00 Jan 10, 2006 page 689 of 1042
Software
Standby Mode
Fixed high
Fixed high
STCS
R/W
3
0
Section 20 Clock Pulse Generator
SCK2
R/W
2
0
SCK1
Hardware
Standby Mode
High impedance
High impedance
R/W
REJ09B0275-0500
1
0
(Initial value)
SCK0
R/W
0
0

Related parts for HD64F2623FA20J