HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 630

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 16 A/D Converter
16.4.3
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input at a time t
conversion timing. Table 16.4 indicates the A/D conversion time.
As indicated in figure 16.5, the A/D conversion time includes t
length of t
time therefore varies within the ranges indicated in table 16.4.
In scan mode, the values given in table 16.4 apply to the first conversion time. The values given
in table 16.5 apply to the second and subsequent conversions. In both cases, set bits CKS1 and
CKS0 in ADCR to give a value not lower than that shown in table 22-8.
Rev. 5.00 Jan 10, 2006 page 604 of 1042
REJ09B0275-0500
Input Sampling and A/D Conversion Time
D
Input sampling
timing
ADF
varies depending on the timing of the write access to ADCSR. The total conversion
Address
Write signal
Legend:
(1)
(2)
t
t
t
D
SPL
CONV
D
after the ADST bit is set to 1, then starts conversion. Figure 16.5 shows the A/D
: ADCSR write cycle
: ADCSR address
: A/D conversion start delay
: Input sampling time
: A/D conversion time
(1)
(2)
Figure 16.5 A/D Conversion Timing
t
D
t
SPL
t
CONV
D
and the input sampling time. The

Related parts for HD64F2623FA20J