HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 748

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 21B Power-Down Modes [H8S/2626 Group]
Bit 3—Frequency Multiplication Factor Switching Mode Select (STCS): Selects the operation
when the PLL circuit frequency multiplication factor is changed.
Bit 3
STCS
0
1
Bits 2 to 0—System clock select (SCK2 to SCK0): These bits select the bus master clock in
high-speed mode, medium-speed mode, and sub-active mode.
Set SCK2 to SCK0 all to 0 when shifting to operation in watch mode or sub-active mode.
Bit 2
SCK2
0
1
21B.2.3 Low-Power Control Register (LPWRCR)
The LPWRCR is an 8-bit read/write register that controls the low power dissipation modes.
The LPWRCR is initialized to H'00 at a reset and when in hardware standby mode. It is not
initialized in software standby mode. The following describes bits 7 to 2. For details of other bits,
see section 20.2.2, Low-Power Control Register (LPWRCR).
Rev. 5.00 Jan 10, 2006 page 722 of 1042
REJ09B0275-0500
Bit
Initial value :
R/W
Bit 1
SCK1
0
1
0
1
Description
Specified multiplication factor is valid after transition to software standby mode, watch
mode, or subactive mode
Specified multiplication factor is valid immediately after STC bits are rewritten
:
:
DTON
R/W
Bit 0
SCK0
0
1
0
1
0
1
7
0
LSON
R/W
Description
Bus master in high-speed mode
Medium-speed clock is /2
Medium-speed clock is /4
Medium-speed clock is /8
Medium-speed clock is /16
Medium-speed clock is /32
6
0
NESEL SUBSTP RFCUT
R/W
5
0
R/W
4
0
R/W
3
0
R/W
2
0
STC1
R/W
1
0
(Initial value)
(Initial value)
STC0
R/W
0
0

Related parts for HD64F2623FA20J