HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 88

• Manufacturer Part Number: HD64F2623FA20J
• Description: IC H8S MCU FLASH 256K 100-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2623FA20J

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Section 2 CPU
2.8.3
The exception-handling state is a transient state that occurs when the CPU alters the normal
processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address
(vector) from the exception vector table and branches to that address.
(1) Types of Exception Handling and Their Priority
Exception handling is performed for traces, resets, interrupts, and trap instructions. Table 2.7
indicates the types of exception handling and their priority. Trap instruction exception handling is
always accepted, in the program execution state.
Exception handling and the stack structure depend on the interrupt control mode set in SYSCR.
Table 2.7
Priority
High
Low
Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception-handling is not
Rev. 5.00 Jan 10, 2006 page 62 of 1042
REJ09B0275-0500
2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions,
3. Trap instruction exception handling is always accepted, in the program execution state.
Exception-Handling State
executed at the end of the RTE instruction.
or immediately after reset exception handling.
Type of Exception
Reset
Trace
Interrupt
Trap instruction
Exception Handling Types and Priority
Detection Timing
When TRAPA instruction
Synchronized with clock
End of instruction execution
or end of exception-handling
sequence *
End of instruction execution
or end of exception-handling
sequence *
is executed
1
2
Start of Exception Handling
Exception handling starts
immediately after a low-to-high
transition at the RES pin, or
when the watchdog timer
overflows.
When the trace (T) bit is set to
1, the trace starts at the end of
the current instruction or current
exception-handling sequence
When an interrupt is requested,
exception handling starts at the
end of the current instruction or
current exception-handling
sequence
Exception handling starts when
a trap (TRAPA) instruction is
executed *
3