HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 159

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
6.3
The operation flow from break condition setting to PC break interrupt exception handling is
shown in sections 6.3.1, PC Break Interrupt Due to Instruction Fetch and 6.3.2, PC Break Interrupt
Due to Data Access, taking the example of channel A.
6.3.1
(1) Initial settings
(2) Satisfaction of break condition
(3) Interrupt handling
Set the break address in BARA. For a PC break caused by an instruction fetch, set the
address of the first instruction byte as the break address.
Set the break conditions in BCRA.
BCRA bit 6 (CDA): With a PC break caused by an instruction fetch, the bus master must
be the CPU. Set 0 to select the CPU.
BCRA bits 5–3 (BAMA2–0): Set the address bits to be masked.
BCRA bits 2, 1 (CSELA1, 0): Set 00 to specify an instruction fetch as the break condition.
BCRA bit 0 (BIEA): Set to 1 to enable break interrupts.
When the instruction at the set address is fetched, a PC break request is generated
immediately before execution of the fetched instruction, and the condition match flag
(CMFA) is set.
After priority determination by the interrupt controller, PC break interrupt exception
handling is started.
Operation
PC Break Interrupt Due to Instruction Fetch
Rev. 5.00 Jan 10, 2006 page 133 of 1042
Section 6 PC Break Controller (PBC)
REJ09B0275-0500

Related parts for HD64F2623FA20J