HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 595

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Initialization (After Hardware Reset Only): These settings should be made while the HCAN is
in bit configuration mode.
IRR0 clearing
The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby
mode. As an HCAN interrupt is initiated immediately when interrupts are enabled, IRR0
should be cleared.
Bit rate settings
Set values relating to the CAN bus communication speed and resynchronization. Refer to Bit
Rate and Bit Timing Settings in 15.3.2, Initialization after Hardware Reset, for details.
Mailbox transmit/receive settings
Mailbox transmit/receive settings should be made in advance. A total of 15 mailboxes can be
set for transmission or reception (mailboxes 1 to 15). To set a mailbox for transmission, clear
the corresponding bit to 0 in the mailbox configuration register (MBCR). Refer to Mailbox
Transmit/Receive Settings in 15.3.2, Initialization after Hardware Reset, for details.
Mailbox initialization
As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their initial
values after powering on are undefined, and so bit initialization is necessary. Write 0s or 1s to
the mailboxes. See Mailbox (Message Control/Data (MCx[x], MDx[x]) Initial Settings in
15.3.2, Initialization after Hardware Reset, for details.
Message transmission method setting
Set the transmission method for mailboxes designated for transmission. The following two
transmission methods can be used. Refer to Setting the Message Transmission Method in
15.3.2, Initialization after Hardware Reset, for details.
a. Transmission order determined by message identifier priority
b. Transmission order determined by mailbox number priority
Section 15 Controller Area Network (HCAN)
Rev. 5.00 Jan 10, 2006 page 569 of 1042
REJ09B0275-0500

Related parts for HD64F2623FA20J