HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 735

SH3-DSP, WITH USB AND LCDC, PB-F

HD6417720BP133BV

Manufacturer Part Number
HD6417720BP133BV
Description
SH3-DSP, WITH USB AND LCDC, PB-F
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417720BP133BV

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
133MHz
Connectivity
FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
117
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.4 V ~ 1.6 V
Data Converters
A/D 4x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
SH7720 Group, SH7721 Group
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
No
No
Clear ACKBT in ICIER to 0
Set ACKBT in ICIER to 1
Dummy-read ICDRR
Read RDRF in ICSR
Read RDRF in ICSR
Slave receive mode
Clear AAS in ICSR
Read ICDRR
Read ICDRR
Read ICDRR
RDRF=1 ?
RDRF=1 ?
Last receive
Figure 20.17 Sample Flowchart for Slave Receive Mode
End
- 1?
Yes
Yes
No
Yes
Note: When one byte is received, steps [2] to [6] are skipped; step [7]
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
is executed after step [1]. Setp [8] is ICDRR dummy read.
[1] Clear the AAS flag.*
[2] Set acknowledge to the transmit device.
[3] Dummy-read ICDRR.
[4] Wait for 1 byte to be received.
[5] Check whether it is the (last receive - 1).
[6] Read the receive data.
[7] Set acknowledge of the last byte.
[8] Read the (last byte - 1) of receive data.
[9] Wait the last byte to be received.
[10] Read for the last byte of receive data.
Section 20 I
2
C Bus Interface (IIC)
Page 675 of 1414

Related parts for HD6417720BP133BV