HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 187

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

SH7720 Group, SH7721 Group
Every time an ALU arithmetic operation is executed, the DC, N, Z, V, and GT bits in DSR are
basically updated in accordance with the operation result. However, in case of a conditional
operation, they are not updated even though the specified condition is true and the operation is
executed. In case of an unconditional operation, they are always updated in accordance with the
operation result. The definition of a DC bit is selected by CS[2:0] (condition selection) bits in
DSR. The DC bit result is as follows:
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
Operation Sequence Example
PADD X0, Y0, A0
Stage
MA/DSP
EX
ID
IF
Slot
MOVX.W @R4 + X0
MOVX.W @R4 + X0
MOVX
Figure 3.10 Operation Sequence Example
1
MOVX & PADD
MOVX
2
Previous cycle result is used.
MOVX & PADD
Addressing
3
Addressing
MOVX
4
MOVX & PADD
5
Section 3 DSP Operating Unit
6
Page 127 of 1414