HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 573

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

SH7720 Group, SH7721 Group
This LSI has an on-chip 16-bit timer pulse unit (TPU) that comprises four 16-bit timer channels.
15.1
• Maximum 4-pulse output
• Selection of four counter input clocks for channels 0 and 1, and of six counter input clocks for
• The following operations can be set for each channel:
• Buffer operation settable for each channel
• Phase counting mode settable independently for each of channels 2, and 3
• An interrupt request for each channel (TPIn (n = 0, 1, 2, 3))
Table 15.1 lists the functions of the TPU.
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
⎯ A total of 16 timer general registers (TGRA to TGRD × 4 ch.) are provided (four each for
⎯ TGRB, TGRC, and TGRD for each channel can also be used as timer counter clearing
channels 2 and 3.
⎯ Waveform output at compare match: Selection of 0, 1, or toggle output
⎯ Counter clear operation: Counter clearing possible by compare match
⎯ PWM mode: Any PWM output duty can be set
⎯ Automatic rewriting of output compare register possible
⎯ Two-phase encoder pulse up/down-count possible
⎯ For channels 0 and 1, compare match interrupts and overflow interrupts can be requested
⎯ For channels 2, and 3, compare match interrupts, overflow interrupts, and underflow
channels). TGRA can be set as an output compare register.
registers. TGRC and TGRD can also be used as buffer registers.
independently
interrupts can be requested independently
Maximum of 4-phase PWM output possible
Features
Section 15 16-Bit Timer Pulse Unit (TPU)
Section 15 16-Bit Timer Pulse Unit (TPU)
Page 513 of 1414