ATMEGA128-16AU Atmel, ATMEGA128-16AU Datasheet - Page 25

• Manufacturer Part Number: ATMEGA128-16AU
• Description: IC AVR MCU 128K 16MHZ 5V 64TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA128-16AU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP, 64-VQFP
• Processor Series: ATMEGA128x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 4 KB
• Interface Type: 2-Wire, JTAG, SPI, USART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 53
• Number Of Timers: 4
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• Controller Family/series: AVR MEGA
• No. Of I/o's: 53
• Eeprom Memory Size: 4096Byte
• Ram Memory Size: 4KB
• Cpu Speed: 16MHz
• Rohs Compliant: Yes
• For Use With: ATSTK600-TQFP64 - STK600 SOCKET/ADAPTER 64-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEMATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEMATSTK501 - ADAPTER KIT FOR 64PIN AVR MCUATSTK500 - PROGRAMMER AVR STARTER KIT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ATmega103 Compatibility
Using the External Memory
Interface
2467M–AVR–11/04
Figure 11. External Memory with Sector Select
Note:
Both External Memory Control Registers (XMCRA and XMCRB) are placed in Extended
I/O space. In ATmega103 compatibility mode, these registers are not available, and the
features selected by these registers are not available. The device is still ATmega103
compatible, as these features did not exist in ATmega103. The limitations in
ATmega103 compatibility mode are:
•
•
•
•
•
The interface consists of:
•
•
•
•
•
External Memory
Only two wait-states settings are available (SRW1n = 0b00 and SRW1n = 0b01).
The number of bits that are assigned to address high byte are fixed.
The External Memory section can not be divided into sectors with different wait-
state settings.
Bus-keeper is not available.
RD, WR and ALE pins are output only (Port G in ATmega128).
AD7:0: Multiplexed low-order address bus and data bus.
A15:8: High-order address bus (configurable number of bits).
ALE: Address latch enable.
RD: Read strobe.
WR: Write strobe.
(0-60K x 8)
ATmega128 in non ATmega103 compatibility mode: Memory Configuration A is available
(Memory Configuration B N/A)
ATmega128 in ATmega103 compatibility mode: Memory Configuration B is available
(Memory Configuration A N/A)
Memory Configuration A
Internal memory
Lower sector
Upper sector
SRW01
SRW00
SRW11
SRW10
0x0000
0x10FF
0x1100
0xFFFF
SRL[2..0]
External Memory
(0-60K x 8)
Memory Configuration B
Internal memory
ATmega128
SRW10
0x0000
0x0FFF
0x1000
0xFFFF
25