EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 691

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484I6

Manufacturer Part Number
EP1S10F484I6
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheets

Specifications of EP1S10F484I6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484I6
0
Part Number:
EP1S10F484I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6N
Manufacturer:
XILINX
0
Part Number:
EP1S10F484I6N
Manufacturer:
ALTERA
0
Figure 10–2. Stratix & Stratix GX Architectural Elements
Notes to
(1)
(2)
(3)
Altera Corporation
July 2005
Pins
Mega RAM Block is
13 Units Wide and
13 Units High
Figure 10–2
Large block elements use their lower-left corner for the coordinate location.
The Stratix GX architectural elements include transceiver blocks on the right side of the device.
Origin (0, 0)
(0,1,0)
PLL
Figure
(2)
10–2:
shows part of a Stratix and Stratix GX device.
(1,18)
(1,17)
(1,16)
(1,15)
(1,1)
LAB
LAB
LAB
LAB
LAB
(11,18)
(11,17)
(11,16)
(11,15)
Mega RAM (1,2)
(11,1)
LAB
LAB
LAB
LAB
LAB
(12,18)
(12,17)
(12,16)
(12,15)
(12,1)
M512
M512
M512
M512
M512
Transitioning APEX Designs to Stratix & Stratix GX Devices
(13,18)
(13,17)
(13,16)
(13,15)
(13,1)
LAB
LAB
LAB
LAB
LAB
Note (1)
(2)
M4K RAM Blocks are
(14,18)
(14,17)
(14,16)
(14,15)
(14,14)
(14,13)
Two Units Wide and
(14,2)
(14,1)
M4K
M4K
M4K
M4K
M4K
M4K
M4K
M4K
One Unit High
Stratix Device Handbook, Volume 2
(16,18)
(16,17)
(16,16)
(16,15)
(16,14)
(16,13)
(16,2)
(16,1)
LAB
LAB
LAB
LAB
LAB
LAB
LAB
LAB
(2)
and Eight Units High
DSPMULT
DSPMULT
DSPMULT
DSPMULT
is Two Units Wide
DSP Block (17,1)
(17,7,0)
(17,7,1)
(17,5,0)
(17,5,1)
(17,3,0)
(17,3,1)
(17,1,0)
(17,1,1)
and
and
and
and
DSPOUT
(18,1,0)
(18,1,7)
and
10–7
(3)

Related parts for EP1S10F484I6