EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 348

• Manufacturer Part Number: EP1S10F484I6
• Description: IC STRATIX FPGA 10K LE 484-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S10F484I6

• Number Of Logic Elements/cells: 10570
• Number Of Labs/clbs: 1057
• Total Ram Bits: 920448
• Number Of I /o: 335
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Family Name: Stratix
• Number Of Logic Blocks/elements: 10570
• # I/os (max): 335
• Frequency (max): 450.05MHz
• Process Technology: 0.13um (CMOS)
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 10570
• Ram Bits: 920448
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

Fast PLLs
1–38
Stratix Device Handbook, Volume 2
VCCG_PLL1
GNDA_PLL1
GNDG_PLL1
VCCA_PLL2
VCCG_PLL2
GNDA_PLL2
GNDG_PLL2
VCCA_PLL3
VCCG_PLL3
GNDA_PLL3
GNDG_PLL3
VCCA_PLL4
VCCG_PLL4
GNDA_PLL4
GNDG_PLL4
VCCA_PLL7
VCCG_PLL7
GNDA_PLL7
GNDG_PLL7
VCCA_PLL8
VCCG_PLL8
GNDA_PLL8
GNDG_PLL8
VCCA_PLL9
VCCG_PLL9
Table 1–13. Fast PLL Pins (Part 2 of 3)
Pin
Guard ring power for PLL 1. Connect this pin to 1.5 V, even if the PLL is not used.
Analog ground for PLL 1. You can connect this pin to the
Guard ring ground for PLL 1. You can connect this pin to the
board.
Analog power for PLL 2. Connect this pin to 1.5 V, even if the PLL is not used.
Guard ring power for PLL 2. Connect this pin to1.5 V, even if the PLL is not used.
Analog ground for PLL 2. You can connect this pin to the
Guard ring ground for PLL 2. You can connect this pin to the
board.
Analog power for PLL 3. Connect this pin to 1.5 V, even if the PLL is not used.
Guard ring power for PLL 3. Connect this pin to 1.5 V, even if the PLL is not
used.
Analog ground for PLL 3. You can connect this pin to the
board.
Guard ring ground for PLL 3. You can connect this pin to the
board.
Analog power for PLL 4. Connect this pin to 1.5 V, even if the PLL is not used.
Guard ring power for PLL 4. Connect this pin to 1.5 V, even if the PLL is not
used.
Analog ground for PLL 4. You can connect this pin to the
board.
Guard ring ground for PLL 4. You can connect this pin to the
board.
Analog power for PLL 7. Connect this pin to 1.5 V, even if the PLL is not used.
Guard ring power for PLL 7. Connect this pin to 1.5 V, even if the PLL is not used.
Analog ground for PLL 7. You can connect this pin to the
Guard ring ground for PLL 7. You can connect this pin to the
board.
Analog power for PLL 8. Connect this pin to 1.5 V, even if the PLL is not used.
Guard ring power for PLL 8. Connect this pin to 1.5 V, even if the PLL is not used.
Analog ground for PLL 8. You can connect this pin to the
Guard ring ground for PLL 8. You can connect this pin to the
board.
Analog power for PLL 9. Connect this pin to 1.5 V, even if the PLL is not used.
Guard ring power for PLL 9. Connect this pin to 1.5 V, even if the PLL is not
used.
(1)
(1)
(1)
(1)
(1)
(1)
(1)
Description
GND
GND
GND
GND
GND
GND
Altera Corporation
plane on the board.
GND
plane on the board.
GND
GND
GND
plane on the board.
GND
plane on the board.
GND
plane on the
plane on the
plane on the
plane on the
plane on the
plane on the
plane on the
plane on the
July 2005
(1)
(1)
(1)