EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 556

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484I6

Manufacturer Part Number
EP1S10F484I6
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheets

Specifications of EP1S10F484I6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484I6
0
Part Number:
EP1S10F484I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6N
Manufacturer:
XILINX
0
Part Number:
EP1S10F484I6N
Manufacturer:
ALTERA
0
Architecture
6–6
Stratix Device Handbook, Volume 2
Input Registers
Each operand feeds an input register or the multiplier directly. The DSP
block has the following signals (one of each controls every input and
output register):
The input registers feed the multiplier and drive two dedicated shift
output lines, shiftouta and shiftoutb. The shift outputs from one
multiplier block directly feed the adjacent multiplier block in the same
DSP block (or the next DSP block), as shown in
form a shift register chain. This chain can terminate in any block, i.e., you
can create any length of shift register chain up to 224 registers. A shift
register is useful in DSP applications such as FIR filters. When
implementing 9
logic to create the shift register chain because the input shift registers are
internal to the DSP block. This implementation greatly reduces the
required LE count and routing resources, and produces repeatable
timing.
clock[3..0]
ena[3..0]
aclr[3..0]
9 and 18
18 multipliers, you do not need external
Figure 6–4 on page
Altera Corporation
July 2005
6–7, to

Related parts for EP1S10F484I6