EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 330

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484I6

Manufacturer Part Number
EP1S10F484I6
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheets

Specifications of EP1S10F484I6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484I6
0
Part Number:
EP1S10F484I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6N
Manufacturer:
XILINX
0
Part Number:
EP1S10F484I6N
Manufacturer:
ALTERA
0
Enhanced PLLs
Figure 1–9. Low-Bandwidth PLL Lock Time
1–20
Stratix Device Handbook, Volume 2
Frequency (MHz)
125
160
155
150
145
140
135
130
120
0
finite range to customize the PLL characteristics for a particular
application. Applications that require clock switchover (such as TDMA,
frequency hopping wireless, and redundant clocking) can benefit from
the programmable bandwidth feature of the Stratix and Stratix GX PLLs.
The bandwidth and stability of such a system is determined by a number
of factors including the charge pump current, the loop filter resistor
value, the high-frequency capacitor value (in the loop filter), and the m-
counter value. You can use the Quartus II software to control these factors
and to set the bandwidth to the desired value within a given range.
You can set the bandwidth to the appropriate value to balance the need
for jitter filtering and lock time.
a low- and high-bandwidth PLL, respectively, as it locks onto the input
clock.
5
Lock Time = 8 μs
Time (μs)
Figures 1–9
10
and
1–10
show the output of
Altera Corporation
July 2005
15

Related parts for EP1S10F484I6