MC68302EH20C Freescale Semiconductor, MC68302EH20C Datasheet - Page 357

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH20C

Manufacturer Part Number
MC68302EH20C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH20C

Processor Type
M683xx 32-Bit
Speed
20MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
20MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH20C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH20C
Manufacturer:
XILINX
0
Part Number:
MC68302EH20C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH20CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH20CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
D.3 MC68302 BUFFER PROCESSING AND INTERRUPT HANDLING
The following paragraphs describe how to build an algorithm to process the buffers for the
MC68302 serial communication controller (SCC) channels.
D.3.1 Buffer Descriptors Definition
Data buffers used by the MC68302 are controlled by buffer descriptors (BDs). The general
structure of a BD is shown in Figure D-3. The processing of buffers by software is done by
examining BDs. Thus, BDs are the focus of this discussion.
Each transmit BD has a very important bit called the “ready” bit. This bit is set by the M68000
user program to signify to the SCC that the BD has data ready for sending. Similarly, the
“empty” bit tells whether a receive BD is empty and can be used by the SCC for locating an
empty buffer to store incoming data.
In the MC68302, up to 8 receive BDs and 8 transmit BDs can be defined per SCC. These
BDs are stored in predefined places in the MC68302 dual-port RAM. The “wrap” bit is set in
the last BD, causing the SCC to wrap back around to the first BD when processing of the
last BD is complete. Thus, each set of BDs form a circular queue. An example is shown in
Figure D-4.
MOTOROLA
OFFSET + 0
OFFSET + 2
OFFSET + 4
OFFSET + 0
OFFSET + 2
OFFSET + 4
READY
EMPTY
Figure D-3. Transmit and Receive BD Structure
MC68302 USER’S MANUAL
DATA LENGTH (NUMBER OF BYTES TO SEND)
32-BIT BUFFER POINTER (24 BITS USED)
32-BIT BUFFER POINTER (24 BITS USED)
DATA LENGTH (0000 INITIALLY)
OTHER STATUS AND CONTROL
OTHER STATUS AND CONTROL
Transmit BD
Receive BD
MC68302 Applications
D-7

Related parts for MC68302EH20C