MC68302EH20C Freescale Semiconductor, MC68302EH20C Datasheet - Page 258

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH20C

Manufacturer Part Number
MC68302EH20C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH20C

Processor Type
M683xx 32-Bit
Speed
20MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
20MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH20C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH20C
Manufacturer:
XILINX
0
Part Number:
MC68302EH20C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH20CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH20CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Communications Processor (CP)
by the M68000 core before setting the STR bit so that received replies may be easily recog-
nized by the software.
4.7 SERIAL MANAGEMENT CONTROLLERS (SMCS)
The SMC key features are as follows:
4.7.1 Overview
The SMCs are two synchronous, full-duplex serial management control (SMC) ports. The
SMC ports may be configured to operate in either Motorola interchip digital link (IDL) or gen-
eral circuit interface (GCI) modes. GCI is also known as ISDN oriented modular 2 (IOM-2).
See 4.4 Serial Channels Physical Interface for the details of configuring the IDL and GCI in-
terfaces. The SMC ports are not used when the physical serial interface is configured for
PCM highway or NMSI modes.
4.7.1.1 Using IDL with the SMCs
In this mode, SMC1 transfers the maintenance (M) bits of the IDL to and from the internal
RAM, and SMC2 transfers the auxiliary (A) bits to and from the internal RAM. The CP gen-
erates a maskable interrupt upon reception/transmission of eight bits. The SMC1 and SMC2
receivers can be programmed to work in hunt-on-zero mode, in which the receiver will
search the line signals for a zero bit. When it is found, the receiver will transfer data to the
internal RAM.
4.7.1.2 Using GCI with the SMCs
In this mode, SMC1 controls the GCI monitor channel.
SMC1 Transmission
4-138
• Two Modes of Operation:
• Full-Duplex Operation
• Local Loopback Capability for Testing
The monitor channel is used to transfer commands to the layer-1 component. The
M68000 core writes the data byte into the SMC1 Tx BD. SMC1 will transmit the data on
the monitor channel.
The SMC1 channel transmitter can be programmed to work in one of two modes:
Transparent Mode
—IDL—SMC1 supports the maintenance channel and SMC2 supports
—GCI (IOM-2)—SMC1 supports the monitor channel and SMC2 supports the C/I
the auxiliary channel
channel
In this mode, SMC1 transmits the monitor channel data and the A and E control bits
transparently into the channel. When the M68000 core has not written new data to
the buffer, the SMC1 transmitter will retransmit the previous monitor channel data
and the A and E control bits.
MC68302 USER’S MANUAL
MOTOROLA

Related parts for MC68302EH20C