S912XET256J2VAGR Freescale Semiconductor, S912XET256J2VAGR Datasheet - Page 354

• Manufacturer Part Number: S912XET256J2VAGR
• Description: 16-bit Microcontrollers - MCU Watchdog OSC/Timer -40 C to + 105 C HCS12X MCU SPI
• Manufacturer: Freescale Semiconductor

Specifications of S912XET256J2VAGR

• Core: HCS12X
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 256 KB
• Data Ram Size: 16 KB
• On-chip Adc: Yes
• Package / Case: LQFP
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 24
• Interface Type: CAN, SCI, SPI
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 119
• Number Of Timers: 25
• Program Memory Type: Flash
• Supply Voltage - Max: 1.98 V, 2.9 V, 5.5 V
• Supply Voltage - Min: 1.72 V, 2.7 V, 3.13 V

Chapter 10 XGATE (S12XGATEV3)
XGATE Channel ID
XGATE Priority Level
XGATE Register Bank
XGATE Channel Interrupt
XGATE Software Channel
XGATE Semaphore
XGATE Thread
XGATE Debug Mode
XGATE Software Error
Word
Byte
10.1.2
The XGATE module includes these features:
354
•
•
A 7-bit identifier associated with an XGATE channel. In S12XE designs valid Channel IDs range
from $0D to $78.
A priority ranging from 1 to 7 which is associated with an XGATE channel. The priority level of
an XGATE channel is selected in the S12X_INT module.
A register bank consists of registers R1-R7, CCR and the PC. Each interrupt level is associated with
one register bank.
An S12X_CPU interrupt that is triggered by a code sequence running on the XGATE module.
Special XGATE channel that is not associated with any peripheral service request. A Software
Channel is triggered by its Software Trigger Bit which is implemented in the XGATE module.
A set of hardware flip-flops that can be exclusively set by either the S12X_CPU or the XGATE.
(see
A code sequence which is executed by the XGATE’s RISC core after receiving an XGATE request.
A special mode in which the XGATE’s RISC core is halted for debug purposes. This mode enables
the XGATE’s debug features (see
The XGATE is able to detect a number of error conditions caused by erratic software (see
Section 10.4.5, “Software Error
program execution and flag an Interrupt to the S12X_CPU.
A 16 bit entity.
An 8 bit entity.
Data movement between various targets (i.e. Flash, RAM, and peripheral modules)
Data manipulation through built in RISC core
Features
Section 10.4.4,
“Semaphores”)
MC9S12XE-Family Reference Manual Rev. 1.25
Detection”). These error conditions will cause the XGATE to seize
Section 10.6, “Debug
Mode”).
Freescale Semiconductor