LPC1810FET100,551 NXP Semiconductors, LPC1810FET100,551 Datasheet - Page 589

no-image

LPC1810FET100,551

Manufacturer Part Number
LPC1810FET100,551
Description
IC MCU 32BIT 136KB FLSH 100TFBGA
Manufacturer
NXP Semiconductors
Series
LPC18xxr

Specifications of LPC1810FET100,551

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, I²C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
Number Of I /o
64
Program Memory Size
-
Program Memory Type
ROMless
Eeprom Size
-
Ram Size
136K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
NXP Semiconductors
24.5 Pin description
24.6 Register description
<Document ID>
User manual
Table 498. SCT pin description
The register addresses of the State Configurable Timer are shown in
of the SCT registers, the register function depends on the setting of certain other register
bits:
Function name
CTIN_[7:0]
CTOUT_[15:0]
1. The UNIFY bit in the CONFIG register determines whether the SCT is used as one
2. The REGMODEn bits in the REGMODE register determine whether each set of
Fig 63. SCT counter and select logic
CLK_M3_SCT
32-bit register (for operation as one 32-bit counter/timer) or as two 16-bit
counter/timers named L and H. The setting of the UNIFY bit is reflected in the register
map:
– UNIFY = 1: Only one register is used (for operation as one 32-bit counter/timer).
– UNIFY = 0: The L and H registers can be accessed by a 32-bit read or write
Typically, the UNIFY bit is configured by writing to the CONFIG register before any
other registers are accessed.
Match/Capture registers uses the match or capture functionality:
– REGMODEn = 1: Registers operate as match and reload registers.
operation or can be read or written to individually (for operation as two 16-bit
counter/timers).
All information provided in this document is subject to legal disclaimers.
Direction
I
O
Rev. 00.13 — 20 July 2011
Description
State Configurable Timer (SCT) inputs.
State Configurable Timer (SCT) outputs.
Chapter 24: LPC18xx State Configurable Timer (SCT)
prescaler
prescaler
SCT clock
Table
UM10430
H counter
L counter
© NXP B.V. 2011. All rights reserved.
499. For most
589 of 1164
Unified
counter

Related parts for LPC1810FET100,551