LPC1810FET100,551 NXP Semiconductors, LPC1810FET100,551 Datasheet - Page 482
LPC1810FET100,551
Manufacturer Part Number
LPC1810FET100,551
Description
IC MCU 32BIT 136KB FLSH 100TFBGA
Manufacturer
NXP Semiconductors
Series
LPC18xxr
Datasheets
1.LPC1830FET256551.pdf
(87 pages)
2.LPC1810FET100551.pdf
(2 pages)
3.LPC1810FET100551.pdf
(1164 pages)
Specifications of LPC1810FET100,551
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, I²C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
Number Of I /o
64
Program Memory Size
-
Program Memory Type
ROMless
Eeprom Size
-
Ram Size
136K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
- Current page: 482 of 1164
- Download datasheet (8Mb)
NXP Semiconductors
Table 403. MAC Configuration register (MAC_CONFIG, address 0x4001 0000) bit description
<Document ID>
User manual
Bit
6:5
7
8
9
10
11
Symbol
BL
ACS
-
DR
IPC
DM
Description
Back-Off Limit
The Back-Off limit determines the random integer number (r) of slot time delays
(4,096 bit times for 1000 Mbps and 512 bit times for 10/100 Mbps) the MAC waits
before rescheduling a transmission attempt during retries after a collision. This bit is
applicable only to Half-Duplex mode and is reserved (RO) in Full-Duplex-only
configuration.
where n = retransmission attempt. The random integer r takes the value in the range
0 r 2
Automatic Pad/CRC Stripping
When this bit is set, the MAC strips the Pad/FCS field on incoming frames only if the
length’s field value is less than or equal to 1,500 bytes. All received frames with
length field greater than or equal to 1,501 bytes are passed to the application without
stripping the Pad/FCS field.
When this bit is reset, the MAC will pass all incoming frames to the Host unmodified.
Link Up/Down
Indicates whether the link is up or down during the transmission of configuration in
SMII interface:
0 = Link down
1 = Link up
Disable Retry
When this bit is set, the MAC will attempt only 1 transmission. When a collision occurs
on the MII, the MAC will ignore the current frame transmission and report a Frame
Abort with excessive collision error in the transmit frame status.
When this bit is reset, the MAC will attempt retries based on the settings of BL. This
bit is applicable only to Half-Duplex mode and is reserved (RO with default value) in
Full- Duplex-only configuration.
Checksum Offload
When this bit is set, the MAC calculates the 16-bit one’s complement of the one’s
complement sum of all received Ethernet frame payloads. It also checks whether the
IPv4 Header checksum (assumed to be bytes 25–26 or 29–30 (VLAN-tagged) of the
received Ethernet frame) is correct for the received frame and gives the status in the
receive status word. The MAC core also appends the 16-bit checksum calculated for
the IP header datagram payload (bytes after the IPv4 header) and appends it to the
Ethernet frame transferred to the application (when Type 2 COE is deselected). When
this bit is reset, this function is disabled.
When Type 2 COE is selected, this bit, when set, enables IPv4 checksum checking
for received frame payload’s TCP/UDP/ICMP headers. When this bit is reset, the
COE function in the receiver is disabled and the corresponding PCE and IP HCE
status bits (see <tbd>) are always cleared.
Duplex Mode
When this bit is set, the MAC operates in a Full-Duplex mode where it can transmit
and receive simultaneously.
•
•
•
•
00: k = min (n, 10)
01: k = min (n, 8)
10: k = min (n, 4)
11: k = min (n, 1)
k
.
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
Chapter 22: LPC18xx Ethernet
…continued
UM10430
© NXP B.V. 2011. All rights reserved.
Reset
value
0
0
0
0
0
0
482 of 1164
Access
R/W
R/W
R/W
R/W
R/W
R/W
Related parts for LPC1810FET100,551
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Lpc1850/30/20/10 32-bit Arm Cortex-m3 Mcu; Up To 200 Kb Sram; Ethernet, Two High-speed Usb, Lcd, And External Memory Controller
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors