HD6473258P10 Renesas Electronics America, HD6473258P10 Datasheet - Page 83

IC H8 MCU OTP 32K 64DIP

HD6473258P10

Manufacturer Part Number
HD6473258P10
Description
IC H8 MCU OTP 32K 64DIP
Manufacturer
Renesas Electronics America
Series
H8® H8/325r
Datasheet

Specifications of HD6473258P10

Core Processor
H8/300
Core Size
8-Bit
Speed
10MHz
Connectivity
SCI, UART/USART
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
64-DIP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Peripherals
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6473258P10
Manufacturer:
EXEL
Quantity:
6 218
Part Number:
HD6473258P10
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6473258P10
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6473258P10V
Manufacturer:
RENESAS
Quantity:
600
Part Number:
HD6473258P10V
Manufacturer:
RENESAS
Quantity:
1 200
Part Number:
HD6473258P10V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Interrupt request
signal
Internal Read
signal
Internal Write
signal
Internal 16-bit
data bus
Ø
Internal address
bus
(1)
(2) (4)
(3)
(5)
(6)
(7)
(8)
(9)
(10)
(1)
(2) (4) Instruction code (Not executed)
(3)
(5)
(6)
(7)
(8)
(9)
(10)
CCR
interrupt-handling routine.)
SP–2
SP–4
Address of vector table entry
Vector table entry (address of first instruction interrupt-handling routine)
First instruction of interrupt-handling routine
Instruction prefetch address (Pushed on stack. Instruction is executed on return from
Instruction prefetch address (Not executed)
Interrupt priority
decision. Wait for
end of instruction.
Instruction prefetch address (Pushed on stack. Instruction is executed on return from
interrupt-handling routine.)
Instruction code (Not executed)
Instruction prefetch address (Not executed)
SP–2
SP–4
CCR
Address of vector table entry
Vector table entry (address of first instruction interrupt-handling routine)
First instruction of interrupt-handling routine
(1)
(2)
Interrupt
accepted
Figure 4-6. Timing of Interrupt Sequence
Instruction
fetch
(3)
(4)
Internal
process-
ing
74
(5)
(1)
Stack
(6)
(7)
Vector
table
fetch
(8)
(9)
Internal
process-
ing
Figure. 4-6
Instruction fetch
(first instruction of
interrupt-handling
routine)
(9)
(10)

Related parts for HD6473258P10