HD6473258P10 Renesas Electronics America, HD6473258P10 Datasheet - Page 164

• Manufacturer Part Number: HD6473258P10
• Description: IC H8 MCU OTP 32K 64DIP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/325r

Specifications of HD6473258P10

• Core Processor: H8/300
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: SCI, UART/USART
• Number Of I /o: 53
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 64-DIP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -
• Peripherals: -

Bit 6
CMFA
Bit 5 – Timer Overflow Flag (OVF): This status flag is set to 1 when the timer count overflows
(changes from H’FF to H’00). OVF must be cleared by software. It is set by hardware, however,
and cannot be set by software.
Bit 5
OVF
Bit 4 – Reserved: This bit is always read as 1. It cannot be written.
Bits 3 to 0 – Output Select 3 to 0 (OS3 to OS0): These bits specify the effect of compare-match
events on the timer output signal. Bits OS3 and OS2 control the effect of compare-match B on the
output level. Bits OS1 and OS0 control the effect of compare-match A on the output level.
If compare-match A and B occur simultaneously, any conflict is resolved by giving highest priority
to toggle, second-highest priority to 1 output, and third-highest priority to 0 output, as explained in
item (4) in section 8.6, Application Notes.
After a reset, the timer output is 0 until the first compare-match event.
When all four output select bits are cleared to 0 the timer output signal is disabled.
Bit 3
OS3
0
0
1
1
0
1
0
1
Description
To clear CMFA, the CPU must read CMFA after
it has been set to 1, then write a 0 in this bit.
This bit is set to 1 when TCNT = TCORA.
Bit 2
OS2
0
1
0
1
Description
To clear OVF, the CPU must read OVF after
it has been set to 1, then write a 0 in this bit.
This bit is set to 1 when TCNT changes from H’FF to H’00.
Description
No change when compare-match B occurs.
Output changes to 0 when compare-match B occurs.
Output changes to 1 when compare-match B occurs.
Output inverts (toggles) when compare-match B occurs.
157
(Initial value)
(Initial value)
(Initial value)