HD6473258P10 Renesas Electronics America, HD6473258P10 Datasheet - Page 184

IC H8 MCU OTP 32K 64DIP

HD6473258P10

Manufacturer Part Number
HD6473258P10
Description
IC H8 MCU OTP 32K 64DIP
Manufacturer
Renesas Electronics America
Series
H8® H8/325r
Datasheet

Specifications of HD6473258P10

Core Processor
H8/300
Core Size
8-Bit
Speed
10MHz
Connectivity
SCI, UART/USART
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
64-DIP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Peripherals
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6473258P10
Manufacturer:
EXEL
Quantity:
6 218
Part Number:
HD6473258P10
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6473258P10
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6473258P10V
Manufacturer:
RENESAS
Quantity:
600
Part Number:
HD6473258P10V
Manufacturer:
RENESAS
Quantity:
1 200
Part Number:
HD6473258P10V
Manufacturer:
HITACHI/日立
Quantity:
20 000
9.2.7 Serial Status Register (SSR) – H’FFDC
Bit
Initial value
Read/Write
* Software can write a 0 to clear the flags, but cannot write a 1 in these bits.
The SSR is an 8-bit register that indicates transmit and receive status. It is initialized to H’87 at a
reset and in the standby modes.
Bit 7 – Transmit Data Register Empty (TDRE): This bit indicates when the TDR contents have
been transferred to the TSR and the next character can safely be written in the TDR.
Bit 7
TDRE
Bit 6 – Receive Data Register Full (RDRF): This bit indicates when one character has been
received and transferred to the RDR.
Bit 6
RDRF
0
1
0
1
Description
This bit is set to 1 at the following times:
(1)
(2)
Description
To clear RDRF, the CPU must read RDRF after
it has been set to 1, then write a 0 in this bit.
This bit is set to 1 when one character is received without error and
transferred from the RSR to the RDR.
To clear TDRE, the CPU must read TDRE after it has been set to 1, then write a 0 in
this bit.
R/(W)* R/(W)* R/(W)* R/(W)* R/(W)*
TDRE
When TDR contents are transferred to the TSR.
When the TE bit in the SCR is cleared to 0.
7
1
RDRF
6
0
ORER
5
0
177
FER
4
0
PER
3
0
2
1
1
1
(Initial value)
(Initial value)
0
1

Related parts for HD6473258P10