DF2166VT33WV Renesas Electronics America, DF2166VT33WV Datasheet - Page 820

• Manufacturer Part Number: DF2166VT33WV
• Description: MCU 16BIT FLASH 3V 512K 144-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2100r

Specifications of DF2166VT33WV

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: I²C, IrDA, LPC, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 106
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-TQFP, 144-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Register
Abbrevia-
tion
BRR_1
ISCR_1
SCR_1
TDR_1
SSR_1
RDR_1
SCMR_1
ICDR_1
SARX_1
ICMR_1
SAR_1
TIER
TCSR
FRC
OCRA
OCRB
TCR
TOCR
ICRA
OCRAR
ICRB
OCRAF
ICRC
OCRDM
ICRD
SMR_2
DACR_0
DADRA_0
BRR_2
SCR_2
TDR_2
SSR_2
RDR_2
Rev. 3.00, 03/04, page 778 of 830
Reset
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
High-Speed/
Medium-
Speed

































Watch



Initialized
Initialized
Initialized




















Initialized
Initialized


Initialized
Initialized
Initialized
Sleep

































Sub-Active Sub-Sleep



Initialized
Initialized
Initialized




















Initialized
Initialized


Initialized
Initialized
Initialized



Initialized
Initialized
Initialized




















Initialized
Initialized


Initialized
Initialized
Initialized
Module
Stop



Initialized
Initialized
Initialized




















Initialized
Initialized


Initialized
Initialized
Initialized
Software
Standby



Initialized
Initialized
Initialized




















Initialized
Initialized


Initialized
Initialized
Initialized
Hardware
Standby
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Module
IIC_1
FRT
PWMX_0
SCI_2
SCI_1
IIC_1
SCI_1
SCI_2