DF2166VT33WV Renesas Electronics America, DF2166VT33WV Datasheet - Page 528

• Manufacturer Part Number: DF2166VT33WV
• Description: MCU 16BIT FLASH 3V 512K 144-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2100r

Specifications of DF2166VT33WV

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: I²C, IrDA, LPC, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 106
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-TQFP, 144-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

[1] Initialize slave receive mode and wait for slave address reception.
[2] When the slave address matches in the first frame following detection of the start condition,
[3] After clearing the IRIC flag to 0, write data to ICDR. At this time, the ICDRE flag is cleared
[4] The master device drives SDA low at the 9th clock pulse, and returns an acknowledge signal.
[5] To continue transmission, write the next data to be transmitted into ICDR. The ICDRE flag is
[6] Clear the IRIC flag to 0.
[7] To end transmission, clear the ACKE bit in the ICCR register to 0, to clear the acknowledge
[8] Clear the TRS bit to 0 for the next address reception, to set slave receive mode.
[9] Dummy-read ICDR to release SCL on the slave side.
[10] When the stop condition is detected, that is, when SDA is changed from low to high when
Rev. 3.00, 03/04, page 486 of 830
the slave device drives SDA low at the 9th clock pulse and returns an acknowledge signal. If
the 8th data bit (R/W) is 1, the TRS bit in ICCR is set to 1, and the mode changes to slave
transmit mode automatically. The IRIC flag is set to 1 at the rise of the 9th clock. If the IEIC
bit in ICCR has been set to 1, an interrupt request is sent to the CPU. At the same time, the
ICDRE flag is set to 1. The slave device drives SCL low from the fall of the 9th transmit
clock until ICDR data is written, to disable the master device to output the next transfer
clock.
to 0. The written data is transferred to ICDRS, and the ICDRE and IRIC flags are set to 1
again. The slave device sequentially sends the data written into ICDRS in accordance with
the clock output by the master device.
The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR
register writing to the IRIC flag clearing should be performed continuously. Prevent any
other interrupt processing from being inserted.
As this acknowledge signal is stored in the ACKB bit in ICSR, this bit can be used to
determine whether the transfer operation was performed successfully. When one frame of
data has been transmitted, the IRIC flag in ICCR is set to 1 at the rise of the 9th transmit
clock pulse. When the ICDRE flag is 0, the data written into ICDR is transferred to ICDRS
and the ICDRE and IRIC flags are set to 1 again. If the ICDRE flag has been set to 1, this
slave device drives SCL low from the fall of the 9th transmit clock until data is written to
ICDR.
cleared to 0. The IRIC flag is cleared to 0 to detect the end of transmission. Processing from
the ICDR register writing to the IRIC flag clearing should be performed continuously.
Prevent any other interrupt processing from being inserted.
Transmit operations can be performed continuously by repeating steps [4] and [5].
bit stored in the ACKB bit to 0.
SCL is high, the BBSY flag in ICCR is cleared to 0 and the STOP flag in ICSR is set to 1.
When the STOPIM bit in ICXR is 0, the IRIC flag is set to 1. If the IRIC flag has been set, it
is cleared to 0.