L64105 LSI Logic Corporation, L64105 Datasheet - Page 88
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 88 of 454
- Download datasheet (5Mb)
4-6
Audio PES Data Ready Interrupt
Video PES Data Ready Interrupt
Reserved
Seq End Code in Video Channel Interrupt
Reserved
DTS Audio Interrupt
DTS Video Event Interrupt
Register Descriptions
This bit is set and INTRn is asserted (if not masked) by
the preparser when it detects an audio PES packet. This
bit is cleared when read. INTRn is not asserted if the host
sets the mask bit.
This bit is set and INTRn is asserted (if not masked) by
the preparser when it detects a video PES packet. This
bit is cleared when read. INTRn is not asserted if the host
sets the mask bit.
Set this bit when writing to this register.
This bit is set and INTRn is asserted (if not masked) by
the preparser when it detects a sequence end code in the
video channel. This bit is cleared when read. INTRn is
not asserted if the host sets the mask bit.
Set this bit when writing to this register.
When the chip is in the Audio Read Compare mode
(Register 69, bits 1 and 2,
controller generates a single cycle pulse when the read
pointer in the channel buffer matches a preset value
(Registers 111, 112, and 113,
an internal state machine waits for an audio sync code,
sets this bit, and then generates an interrupt by asserting
the INTRn output signal. The interrupt is used for
audio/video synchronization.
This bit is cleared when read. INTRn is not asserted if the
host sets the mask bit.
When the chip is in the Video Read Compare mode
(Register 69, bit 0,
controller generates a single cycle pulse when the read
pointer in the channel buffer matches to a preset value
(Registers 108, 109, and 110,
an internal state machine waits for a picture start code,
sets this bit, and then generates an interrupt by asserting
page
4-21), the channel buffer
page
page
page
4-21), the channel buffer
4-28). At the pulse,
4-28). At the pulse,
1
2
3
4
5
6
7
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation