L64105 LSI Logic Corporation, L64105 Datasheet - Page 275
![no-image](/images/no-image-200.jpg)
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 275 of 454
- Download datasheet (5Mb)
For a full-size PAL image, the minimum number of segments is 40. If
sufficient SDRAM memory is available, the recommended number of
segments for adequate performance is 44. The maximum number of
segments for a PAL image is 54.
Allocating more segments than the minimum will always boost decoder
performance by allowing “decode ahead” without waiting for the display
process to free up segments. Allocating extra segments is especially
recommended for applications, like letterbox display, which demand
higher decoder performance.
There are certain restrictions which must be followed when RMM is used.
SDRAM memory is dynamically allocated in this mode, and the SDRAM
memory used to reconstruct the lines of the first field are reallocated to
reconstruct other lines once the first field lines have been displayed. 3:2
pulldowns (Repeat_first_field parameter in picture coding extension) will
be processed while in RMM. However, it should be noted that the actual
display in this case will be; First Field, Last Field, Last Field. Thus, the
Repeat First Field is actually implemented as a Freeze Last Field during
RMM while displaying B-pictures.
Another restriction is the display modes that are allowed with RMM. Only
the following modes may be used in conjunction with RMM:
For more information on display modes, see
and Vertical Filtering.”
Frame Store Modes
Min NumSegments
Total Lines
---------------------------- - 1
Display Mode 4: Interlaced Chroma Field Repeat and No Filter
Display Mode 5: Interlaced Chroma Field Repeat and Filter
Display Mode 6: Interlaced Chroma Line Repeat
Display Mode 7: Interlaced Chroma Line Repeat and Filter
Display Mode 8: Interlaced 0.75 Letterbox Filter
Display Mode 10: Interlaced Repositioning
Display Mode 11: Interlaced 0.5 Letterbox Filter
8
–
Max Num Segments 54
=
Total Lines
---------------------------- -
8
+
4
Section 9.6, “Display Modes
8-33
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![L64704](/images/no-image3.png)
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64724](/images/no-image3.png)
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64733](/images/no-image3.png)
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64733C](/images/no-image3.png)
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64767](/images/no-image3.png)
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64777](/images/no-image3.png)
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64780](/images/no-image3.png)
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64010ADM](/images/no-image3.png)
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
![L64108](/images/no-image3.png)
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
![L64133-10GM](/images/no-image3.png)
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
![L64118](/images/no-image3.png)
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64210NM](/images/no-image3.png)
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation