L64105 LSI Logic Corporation, L64105 Datasheet - Page 397
![no-image](/images/no-image-200.jpg)
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 397 of 454
- Download datasheet (5Mb)
Figure A.1
8
8
Motion vectors define the displacement of the image in the current
macroblock from its position in the previous picture. P pictures use
motion compensation to exploit temporal redundancy in the video.
When an encoder provides B pictures, it must reorder the picture
sequence so that the decoder operates properly. Because B pictures use
motion compensation based on previously sent I or P pictures, they can
only be decoded after the referenced pictures have been sent.
For a given macroblock, the encoder must choose a coding mode. The
coding mode depends on the picture type, the effectiveness of motion
compensation in the particular region of the picture, and the nature of the
signal within the macroblock. In addition for MPEG-2, the encoder must
code the macroblock as either a field or frame. After it selects the coding
method, the encoder performs a motion-compensated prediction of the
block contents based on past and/or future reference pictures. The
encoder then produces an error signal by subtracting the prediction from
the actual data in the current macroblock. The error signal is a
macroblock and a discrete cosine transform (DCT) is performed on each
8 x 8 block.
The DCT operation converts an 8 x 8 block of pixel values to an 8 x 8
matrix of horizontal and vertical spatial frequency coefficients. An 8 x 8
block of pixel values can be reconstructed by performing the inverse
discrete cosine transform (IDCT) on the spatial frequency coefficients. In
general, most of the energy is concentrated in the low frequencies
coefficients, which are located in the upper left corner of the transformed
matrix. A quantization step achieves compression—where an index
identifies the quantization intervals. Because the encoder identifies the
interval and not the exact value within the interval, the pixel values of the
block reconstructed by the IDCT have reduced accuracy.
Video Compression and Decompression Concepts
8
0
2
Y
8
1
3
MPEG Macroblock Structure
8
Cr
8
4
8
Cb
8
5
A-3
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![L64704](/images/no-image3.png)
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64724](/images/no-image3.png)
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64733](/images/no-image3.png)
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64733C](/images/no-image3.png)
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64767](/images/no-image3.png)
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64777](/images/no-image3.png)
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64780](/images/no-image3.png)
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64010ADM](/images/no-image3.png)
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
![L64108](/images/no-image3.png)
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
![L64133-10GM](/images/no-image3.png)
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
![L64118](/images/no-image3.png)
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64210NM](/images/no-image3.png)
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation