UPD70F3738GF-GAS-AX Renesas Electronics America, UPD70F3738GF-GAS-AX Datasheet - Page 73

• Manufacturer Part Number: UPD70F3738GF-GAS-AX
• Description: MCU 32BIT V850ES/JX3-L 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3738GF-GAS-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

(3) On-chip peripheral I/O area
(4) External memory area
4 KB allocated to physical addresses 03FFF000H to 03FFFFFFH are reserved as the on-chip peripheral I/O
area.
Peripheral I/O registers that have functions to specify the operation mode for and monitor the status of the on-
chip peripheral I/O are mapped to the on-chip peripheral I/O area. Program cannot be fetched from this area.
Cautions 1. When a peripheral I/O register is accessed in word units, a word area is accessed twice in
15 MB (00100000H to 00FFFFFFH) are allocated as the external memory area. For details, see CHAPTER 5
BUS CONTROL FUNCTION.
Caution The V850ES/JG3-L has 22 address pins (A0 to A21), so the external memory area appears as
2. If a peripheral I/O register that can be accessed in byte units is accessed in halfword
3. Addresses not defined as registers are reserved for future expansion. The operation is
4. The internal ROM/RAM area and on-chip peripheral I/O area are assigned to successive
a repeated 4 MB image.
halfword units in the order of lower area then higher area, with the lower 2 bits of the
address ignored.
units, the lower 8 bits are valid. The higher 8 bits are undefined when the register is read
and are invalid when the register is written.
undefined and not guaranteed when these addresses are accessed.
addresses.
using a pointer operation for example, be careful not to access the on-chip peripheral I/O
When accessing the internal ROM/RAM area by incrementing or decrementing addresses
area by mistakenly extending over the internal ROM/RAM area boundary.
Physical address space
0 3 F F F F F F H
0 3 F F F 0 0 0 H
Figure 3-12. On-Chip Peripheral I/O Area
CHAPTER 3 CPU FUNCTION
User’s Manual U18953EJ5V0UD
On-chip peripheral I/O area
(4 KB)
Logical address space
F F F F F F F F H
F F F F F 0 0 0 H
71