ATMEGA64M1-15MZ Atmel, ATMEGA64M1-15MZ Datasheet - Page 178

no-image

ATMEGA64M1-15MZ

Manufacturer Part Number
ATMEGA64M1-15MZ
Description
MCU AVR 64KB FLASH 3PSC 32-VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet

Specifications of ATMEGA64M1-15MZ

Package / Case
32-VQFN
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Speed
16MHz
Eeprom Size
2K x 8
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
4K x 8
Program Memory Size
64KB (64K x 8)
Data Converters
A/D 11x10b; D/A 1x10b
Oscillator Type
Internal
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Connectivity
CAN, LIN, SPI, UART/USART
Core Size
8-Bit
Processor Series
ATMEGA64x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
4 KB
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATADAPCAN01
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Lead Free Status / Rohs Status
 Details
16.5
16.5.1
16.5.2
16.5.2.1
178
Message Objects
Atmel ATmega16/32/64/M1/C1
Number of MObs
Operating Modes
Disabled
Figure 16-9. Overload Frame
The MOb is a CAN frame descriptor. It contains all information to handle a CAN frame. This
means that a MOb has been outlined to allow to describe a CAN message like an object. The
set of MObs is the front end part of the “mailbox” where the messages to send and/or to
receive are pre-defined as well as possible to decrease the work load of the software.
The MObs are independent but priority is given to the lower one in case of multi matching. The
operating modes are:
This device has 6 MObs, they are numbered from 0 up to 5 (i=5).
There is no default mode after RESET.
Every MOb has its own fields to control the operating mode. Before enabling the CAN periph-
eral, each MOb must be configured (ex: disabled mode - CONMOB=00).
Table 16-1.
In this mode, the MOb is “free”.
MOb Configuration
0
0
1
1
– Disabled mode
– Transmit mode
– Receive mode
– Automatic reply
– Frame buffer receive mode
Instructions
OVRQ bit
OVFG bit
RXCDAN
TXCDAN
MOb Configuration
0
1
0
1
Reply Valid
0
1
Ident "A"
x
x
x
x
x
Cmd
Setting OVRQ bit
RTR Tag
Message Data "A"
x
0
1
0
1
x
Operating Mode
Disabled
Tx Data Frame
Tx Remote Frame
Rx Data Frame
Rx Remote Frame
Rx Remote Frame then, Tx Data Frame (reply)
Frame Buffer Receive Mode
CRC
A
Interframe
Resetting OVRQ bit
Overload Frame
Overload Frame
7647G–AVR–09/11
Ident "B"

Related parts for ATMEGA64M1-15MZ