ATMEGA64M1-15MZ Atmel, ATMEGA64M1-15MZ Datasheet - Page 168

no-image

ATMEGA64M1-15MZ

Manufacturer Part Number
ATMEGA64M1-15MZ
Description
MCU AVR 64KB FLASH 3PSC 32-VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet

Specifications of ATMEGA64M1-15MZ

Package / Case
32-VQFN
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Speed
16MHz
Eeprom Size
2K x 8
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
4K x 8
Program Memory Size
64KB (64K x 8)
Data Converters
A/D 11x10b; D/A 1x10b
Oscillator Type
Internal
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Connectivity
CAN, LIN, SPI, UART/USART
Core Size
8-Bit
Processor Series
ATMEGA64x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
4 KB
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATADAPCAN01
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Lead Free Status / Rohs Status
 Details
16. Controller Area Network - CAN
16.1
16.2
16.2.1
168
Features
CAN Protocol
Atmel ATmega16/32/64/M1/C1
Principles
The Controller Area Network (CAN) protocol is a real-time, serial, broadcast protocol with a
very high level of security. The ATmega16/32/64/M1/C1 CAN controller is fully compatible with
the CAN Specification 2.0 Part A and Part B. It delivers the features required to implement the
kernel of the CAN bus protocol according to the ISO/OSI Reference Model:
• The Data Link Layer
• The Physical Layer
The CAN controller is able to handle all types of frames (Data, Remote, Error and Overload)
and achieves a bitrate of 1 Mbit/s.
The CAN protocol is an international standard defined in the ISO 11898 for high speed and
ISO 11519-2 for low speed.
CAN is based on a broadcast communication mechanism. This broadcast communication is
achieved by using a message oriented transmission protocol. These messages are identified
by using a message identifier. Such a message identifier has to be unique within the whole
network and it defines not only the content but also the priority of the message.
The priority at which a message is transmitted compared to another less urgent message is
specified by the identifier of each message. The priorities are laid down during system design
in the form of corresponding binary values and cannot be changed dynamically. The identifier
with the lowest binary number has the highest priority.
• Full Can Controller
• Fully Compliant with CAN Standard rev 2.0 A and rev 2.0 B
• 6 MOb (Message Object) with their own:
• 1 Mbit/s Maximum Transfer Rate at 8MHz
• TTC Timer
• Listening Mode (for Spying or Autobaud)
– 11 bits of Identifier Tag (rev 2.0 A), 29 bits of Identifier Tag (rev 2.0 B)
– 11 bits of Identifier Mask (rev 2.0 A), 29 bits of Identifier Mask (rev 2.0 B)
– 8 Bytes Data Buffer (Static Allocation)
– Tx, Rx, Frame Buffer or Automatic Reply Configuration
– Time Stamping
- the Logical Link Control (LLC) sublayer
- the Medium Access Control (MAC) sublayer
- the Physical Signalling (PLS) sublayer
- not supported - the Physical Medium Attach (PMA)
- not supported - the Medium Dependent Interface (MDI)
7647G–AVR–09/11

Related parts for ATMEGA64M1-15MZ