DF2117VLP20V Renesas Electronics America, DF2117VLP20V Datasheet - Page 820

IC H8S/2117 MCU FLASH 145TFLGA

DF2117VLP20V

Manufacturer Part Number
DF2117VLP20V
Description
IC H8S/2117 MCU FLASH 145TFLGA
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheet

Specifications of DF2117VLP20V

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
FIFO, I²C, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
112
Program Memory Size
160KB (160K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
145-TFLGA
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)3DK2166 - DEV EVAL KIT H8S/2166
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2117VLP20V
Manufacturer:
Renesas
Quantity:
100
Part Number:
DF2117VLP20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 24 Power-Down Modes
24.2
Figure 24.1 shows the possible mode transition diagram. The mode transition from program
execution state to program halt state is performed by the SLEEP instruction. The mode transition
from program halt state to program execution state is performed by an interrupt. The RES input
causes a mode transition from any state to the reset state. Table 24.3 shows the LSI internal states
in each operating mode.
Rev. 3.00 Sep. 28, 2009 Page 774 of 910
REJ09B0350-0300
Notes: • When a transition is made between modes by means of an interrupt, the transition cannot be made
Mode Transitions and LSI States
Program execution state
1.
2.
on interrupt source generation alone. Ensure that interrupt handling is performed after accepting the
interrupt request.
NMI, IRQ0 to IRQ15, KIN0 to KIN15, WUE8 to WUE15, WDT_1, and PS2 interrupts
NMI, IRQ0 to IRQ15, KIN0 to KIN15, WUE8 to WUE15, and PS2 interrupts
SCK2 to
SCK0 = 0
Medium-speed
(main clock)
Reset state
High-speed
mode
mode
Figure 24.1 Mode Transition Diagram
RES pin = High
: Transition after exception processing
SCK2 to
SCK0 ≠ 0
External interrupt*
SLEEP instruction
Interrupt*
LSON bit = 0
RES pin = Low
SLEEP instruction
Any interrupt
1
SLEEP
instruction
2
SSBY = 0, LSON = 0
: Power-down mode
SSBY = 1,
PSS = 0, LSON = 0
Program halt state
SSBY = 1,
PSS = 1, DTON = 0
standby mode
Watch mode
Sleep mode
(main clock)
(subclock)
Software

Related parts for DF2117VLP20V