DF2117VLP20V Renesas Electronics America, DF2117VLP20V Datasheet - Page 337

IC H8S/2117 MCU FLASH 145TFLGA

DF2117VLP20V

Manufacturer Part Number
DF2117VLP20V
Description
IC H8S/2117 MCU FLASH 145TFLGA
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheet

Specifications of DF2117VLP20V

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
FIFO, I²C, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
112
Program Memory Size
160KB (160K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
145-TFLGA
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)3DK2166 - DEV EVAL KIT H8S/2166
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2117VLP20V
Manufacturer:
Renesas
Quantity:
100
Part Number:
DF2117VLP20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
(2)
A compare match signal is generated in the final state in which TCNT and TGR match (the point
at which the count value matched by TCNT is updated). When a compare match signal is
generated, the output value set in TIOR is output at the output compare output pin (TIOC pin).
After a match between TCNT and TGR, the compare match signal is not generated until the
TCNT input clock is generated. Figure 10.32 shows output compare output timing.
Input Capture Signal Timing: Figure 10.33 shows input capture signal timing.
Output Compare Output Timing
Input capture
input
Input capture
signal
TCNT
TGR
φ
TCNT
input clock
TCNT
TGR
Compare
match signal
TIOC pin
φ
Figure 10.33 Input Capture Input Signal Timing
Figure 10.32 Output Compare Output Timing
N
N
N
N+1
N
N+1
N+2
Rev. 3.00 Sep. 28, 2009 Page 291 of 910
Section 10 16-Bit Timer Pulse Unit (TPU)
N+2
REJ09B0350-0300

Related parts for DF2117VLP20V