DF2117VLP20V Renesas Electronics America, DF2117VLP20V Datasheet - Page 612

IC H8S/2117 MCU FLASH 145TFLGA

DF2117VLP20V

Manufacturer Part Number
DF2117VLP20V
Description
IC H8S/2117 MCU FLASH 145TFLGA
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheet

Specifications of DF2117VLP20V

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
FIFO, I²C, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
112
Program Memory Size
160KB (160K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
145-TFLGA
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)3DK2166 - DEV EVAL KIT H8S/2166
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2117VLP20V
Manufacturer:
Renesas
Quantity:
100
Part Number:
DF2117VLP20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 18 Keyboard Buffer Control Unit (PS2)
Note:
Rev. 3.00 Sep. 28, 2009 Page 566 of 910
REJ09B0350-0300
Bit
4
3
2
1
0
* Only 0 can be written for clearing the flag.
KBTE
Bit Name
KTIE
KCIF
KTER
Initial
Value
0
0
0
0
0
R/W
R/W
R/(W)* First KCLK Falling Interrupt Flag
R/(W)* Transmit Completion Flag
R
Description
Transmit Completion Interrupt Enable
Selects whether a transmit completion interrupt is
enabled or disabled.
0: Disables transmit completion interrupt
1: Enables transmit completion interrupt
Reserved
The initial value should not be changed.
Indicates that the first falling edge of KCLK is detected.
When KCIE and KCIF are set to 1, requests the CPU
an interrupt.
0: [Clearing condition]
After reading KCIF = 1, 0 is written
1: [Setting condition]
When the first falling edge of KCLK is detected
Note that this flag cannot be set when software
standby mode or watch mode is cancelled. (However,
internal flag is set.)
Indicates that data transmission is completed. When
KTIE and KBTE are set to 1, requests the CPU an
interrupt.
0: [Clearing condition]
After reading KBTE = 1, 0 is written
1: [Setting Condition]
When all KBTR data has been transmitted (Set at the
eleventh rising edge of the KCLK signal)
Transmit Error
Stores a notification of receive completion. Valid only
when KBTE = 1.
0: 0 received as a notification of receive completion.
1: 1 received as a notification of receive completion.

Related parts for DF2117VLP20V