AM79C971VCW Advanced Micro Devices, AM79C971VCW Datasheet - Page 104

• Manufacturer Part Number: AM79C971VCW
• Description: PCnet-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
• Manufacturer: Advanced Micro Devices

bit IEEE station address. It can be overwritten by the
host computer and its content has no effect on the op-
eration of the controller. The software must copy the
station address from the Address PROM space to the
initialization block or to CSR12-14 in order for the re-
ceiver to accept unicast frames directed to this station.
The six bytes of the IEEE station address occupy the
first six locations of the Address PROM space. The
next six bytes are reserved. Bytes 12 and 13 should
match the value of the checksum of bytes 1 through 11
and 14 and 15. Bytes 14 and 15 should each be ASCII
“W” (57h). The above requirements must be met in
order to be compatible with AMD driver software.
APROMWE bit (BCR2, bit 8) must be set to 1 to enable
write access to the Address PROM space.
Reset Register
A read of the Reset register creates an internal soft-
ware reset (S_RESET) pulse in the Am79C971 control-
ler. The internal S_RESET pulse that is generated by
this access is different from both the assertion of the
hardware RST pin (H_RESET) and from the assertion
of the software STOP bit. Specifically, S_RESET is the
equivalent of the assertion of the RST pin (H_RESET)
except that S_RESET has no effect on the BCR or PCI
Configuration space locations or on the T-MAU.
The NE2100 LANCE-based family of Ethernet cards
requires that a write access to the Reset register fol-
lows each read access to the Reset register. The
Am79C971 controller does not have a similar require-
ment. The write access is not required and does not
have any effect.
Note: The Am79C971 controller cannot service any
slave accesses for a very short time after a read access
of the Reset register, because the internal S_RESET
operation takes about 1 s to finish. The Am79C971
controller will terminate all slave accesses with the as-
sertion of DEVSEL and STOP while TRDY is not as-
serted, signaling to the initiator to disconnect and retry
the access at a later time.
Word I/O Mode
After H_RESET, the Am79C971 controller is pro-
grammed to operate in Word I/O mode. DWIO (BCR18,
bit 7) will be cleared to 0. It will then be loaded by the
value in the EEPROM. Table 20 shows how the 32
bytes of address space are used in Word I/O mode.
All I/O resources must be accessed in word quantities
and on word addresses. The Address PROM locations
can also be read in byte quantities. The only allowed
DWord operation is a write access to the RDP, which
switches the device to DWord I/O mode. A read access
other than listed in the table below will yield undefined
data, a write operation may cause unexpected repro-
104
Am79C971
gramming of the Am79C971 control registers. Table 20
shows legal I/O accesses in Word I/O mode.
Double Word I/O Mode
After H_RESET, the Am79C971 controller is pro-
grammed to operate in Word I/O mode. DWIO (BCR18,
bit 7) will be cleared to 0. It will then be loaded by the
value in the EEPROM. Table 20 shows how the 32
bytes of address space are used in Word I/O mode.
All I/O resources must be accessed in word quantities
and on word addresses. The Address PROM locations
can also be read in byte quantities. The only allowed
DWord operation is a write access to the RDP, which
switches the device to DWord I/O mode. A read access
other than listed in the table below will yield undefined
data, a write operation may cause unexpected repro-
gramming of the Am79C971 control registers. Table 23
shows legal I/O accesses in Word I/O mode.
Double Word I/O Mode
The Am79C971 controller can be configured to operate
in DWord (32-bit) I/O mode. The software can invoke
the DWIO mode by performing a DWord write access
to the I/O location at offset 10h (RDP). The data of the
write access must be such that it does not affect the in-
tended operation of the Am79C971 controller. Setting
the device into 32-bit I/O mode is usually the first oper-
ation after H_RESET or S_RESET. The RAP register
will point to CSR0 at that time. Writing a value of 0 to
CSR0 is a safe operation. DWIO (BCR18, bit 7) will be
set to 1 as an indication that the Am79C971 controller
operates in 32-bit I/O mode.
Table 20. I/O Map In Word I/O Mode (DWIO = 0)
Table 21. I/O Map In Word I/O Mode (DWIO = 0)
00h - 0Fh
18h - 1Fh
00h - 0Fh
18h - 1Fh
Offset
Offset
10h
12h
14h
16h
10h
12h
14h
16h
No. of
No. of
Bytes
Bytes
16
16
2
2
2
2
8
2
2
2
2
8
RAP (shared by RDP and BDP)
RAP (shared by RDP and BDP)
Reset Register
Reset Register
Reserved
Reserved
Register
Register
APROM
APROM
RDP
BDP
RDP
BDP