IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 306
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 306 of 422
- Download datasheet (6Mb)
5–20
Avalon-ST Source
Table 5–15. Signals Supported by the Avalon-ST Source Block
DSP Builder Standard Blockset Libraries
DataOut
Valid
Ready
startofpacket Output
endofpacket
empty
Signal
f
Direction
Output
Output
Input
Output
Output
Figure 5–12
Figure 5–12. Avalon-ST Sink Block with All Signals Enabled
The Avalon-ST Source block defines a collection of ports for connection to an
SOPC Builder system when your design functions as an Avalon-ST source.
For information about the Avalon-ST interface, refer to the
Specifications.
Table 5–15
Table 5–16 on page 5–21
Data input bus.
Data valid signal that indicates the validity of the output data signals.
Data output ready signal. Indicates that the source can accept data.
This signal is available when the Use startofpacket parameter is on and marks the active
cycle containing the start of the packet.
This signal is available when the Use endofpacket parameter is on and marks the active
cycle containing the end of the packet.
This signal is available when Use empty is turned on and the bit width is greater than the
symbol width. It specifies how many of the symbols in a packet are empty. For example,
a 32-bit wide bus with 8-bit symbols can have an empty value from 0 to 3.
lists the signals supported by the Avalon-ST Source block.
shows an Avalon-ST Sink block with all signals enabled.
shows the Avalon-ST Source block parameters.
Preliminary
Description
Avalon Interface
© June 2010 Altera Corporation
Chapter 5: Interfaces Library
Avalon-ST Source
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: