IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 123
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 123 of 422
- Download datasheet (6Mb)
Chapter 7: Using the Interfaces Library
Avalon-MM Interface Blocks Design Example
Testing the DSP Builder Block from Software
© June 2010 Altera Corporation
Altera provides a C program that loads a set of four coefficient into the filter, reads
them back, and then repeats the process. To use this program, follow these steps:
1. On the Nios II menu in SOPC Builder, click Nios II IDE.
2. Create a new Nios II C/C++ application as follows:
3. Add the test software to the new project as follows:
4. Set some of the reduced code footprint options in the Nios II IDE as follows:
5. Run the test_DSP_Block software project in the Nios II IDE by right-clicking on
a. On the File menu in the Nios II IDE, point to New and click Project.
b. Nios II C/C++ Application.
c. In the New Project wizard, select Nios II C/C++ Application and click Next.
d. Type test_DSP_Block for the Name of the project and select the Blank
e. Turn on Specify Location and browse to the directory <DSP Builder install
f. Click on Make a New Folder and create a software subdirectory.
g. Click OK.
h. Browse to the System PTF file <DSP Builder install path>\DesignExamples\
i. Click Finish in the New Project wizard.
j. Verify that the application project test_DSP_Block appears in the Nios II
a. Locate the file test_DSP_Block.c in your file system. (<DSP Builder install
b. Right-click on the test_DSP_Block.c file and click Copy.
c. Select the test_DSP_Block project folder in the Nios II IDE and paste the
a. Right-click on the Nios II IDE application project, test_DSP_Block, and click
b. In the Properties dialog box click System Library.
c. Turn on Reduced device drivers and Small C library.
d. Turn off Support C++.
e. Click OK.
test_DSP_Block and clicking Run As Nios II Hardware.
The project compiles and the application code runs on the development board.
Observe the following results in the Nios II IDE Console:
LOADING...
Coefficient 1 = 1
Project template.
path>\DesignExamples\Tutorials\SOPCBuilder\SOPCBlock\MySystem.
Tutorials\SOPCBuilder\SOPCBlock\MySystem\SOPC.ptf
C/C++ Projects list.
path>\DesignExamples\Tutorials\SOPCBuilder\SOPCBlock\)
test_DSP_Block.c file into the project.
Properties.
Preliminary
DSP Builder Standard Blockset User Guide
7–15
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: