IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 239
IPT-DSPBUILDER
Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet
1.IPT-DSPBUILDER.pdf
(422 pages)
Specifications of IPT-DSPBUILDER
Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 239 of 422
- Download datasheet (6Mb)
Chapter 2: Arithmetic Library
Product
Figure 2–18. Pipelined Adder Block Example
Product
© June 2010 Altera Corporation
1
The Product block supports two scalar inputs (no multidimensional Simulink
signals). Operand a is multiplied by operand b and the result output on r as the
following equation shows:
The differences between the Product block and the
■
■
■
The Simulink software also provides a Product block. If you use the Simulink
Product block in your model, you can use it only for simulation.
Compiler
Table 2–47
Table 2–47. Product Block Inputs and Outputs
Table 2–48
a
b
ena
aclr
r
r = a × b
The Product block supports clock phase selection while the Multiplier block
does not.
The Product block uses implicit input port data widths that are inherited from
the signals’ sources, whereas the Multiplier block uses explicit input port data
widths that you must specify as parameters.
The Product block allows you to use the LPM multiplier megafunction, whereas
the Multiplier block always uses the LPM.
Signal
shows the Product block inputs and outputs.
shows the Product block parameters.
issues an error and cannot convert the Simulink Product block to HDL.
Input
Input
Input
Input
Output
Direction
Preliminary
Operand a.
Operand b.
Optional clock enable.
Optional asynchronous clear.
Result.
Description
Multiplier
DSP Builder Standard Blockset Libraries
Signal
block are:
2–31
Related parts for IPT-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: