IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 144

DSP BUILDER SOFTWARE

IPT-DSPBUILDER

Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet

Specifications of IPT-DSPBUILDER

Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
9–2
Creating a Library Model File
Building the HDL Subsystem Functionality
DSP Builder Standard Blockset User Guide
To create a Library Model File for your custom block, follow these steps:
1. In MATLAB, change the current directory setting to: <DSP Builder install
2. Open the Simulink Library Browser. On the File menu in the Simulink Library
3. Expand the Simulink Ports & Subsystems library in the Simulink Library Browser
4. Click on the Subsystem text below the block and rename the block DelayFIFO.
5. Click Save on the File menu and save the library file as NewLib.mdl.
To add functionality to the DelayFIFO block, follow these steps:
1. Double-click on the DelayFIFO block to open the NewLib/DelayFIFO subsystem
2. Drag and drop a Shift Taps block from the Storage library in the Altera DSP
Figure 9–2. Shift Taps Block
3. Double-click the Shift Taps block to open the Block Parameters dialog box.
Table 9–1. Parameters for the Shift Taps Block
Main Tab
Number Of Taps
Distance Between Taps
Optional Ports and Settings Tab
Use Shift Out Port
Use Enable port:
Use Dedicated Circuitry
Memory Block Type
path>\DesignExamples\Tutorials\BuildingCustomLibrary.
Browser, point to New and click Library to open a new library model window.
and drag a Subsystem block into your model.
1
window.
Builder Blockset into your model window. Insert the Shift Taps block between
the input and output blocks
Table 9–1
You should always rename a block representing an HDL Subsystem to
ensure that all the generated entities in a hierarchical design are unique.
shows the parameters to set.
Parameter
Preliminary
(Figure
9–2).
1
10
Off
On
On
Auto
Chapter 9: Using Custom Library Blocks
Value
© June 2010 Altera Corporation
Creating a Custom Library Block

Related parts for IPT-DSPBUILDER