TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 357

• Manufacturer Part Number: TMP92CF26AXBG
• Description: Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
• Manufacturer: Toshiba

Specifications of TMP92CF26AXBG

• Processor Series: TLCS-900
• Core: 900/H
• Data Bus Width: 16 bit
• Program Memory Type: ROM
• Program Memory Size: 8 KB
• Data Ram Size: 144 KB
• Interface Type: I2C, I2S, UART, USB
• Maximum Clock Frequency: 80 MHz
• Number Of Programmable I/os: 136
• Number Of Timers: 10
• Maximum Operating Temperature: + 50 C
• Mounting Style: SMD/SMT
• Package / Case: FBGA-228
• Development Tools By Supplier: BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
• Minimum Operating Temperature: 0 C
• On-chip Adc: 10 bit, 6 Channel
• Lead Free Status / Rohs Status: Details

SDA pin
SCL pin
(6)
(7)
Start condition
Figure 3.15.10 Start condition generation and slave address generation
• Data with an addressing format is transferred
• A slave address with the same value that an I2CAR
• A GENERAL CALL is received (all 8-bit data are “0” after a start condition)
Clear the <TRX> to “0” for operation as a receiver.
master device is “1”, and is cleared to “0” by the hardware if the bit is “0”.
the <TRX> is cleared to “0” by the hardware if a transmitted direction bit is “1”, and is
set to “1” by the hardware if it is “0”. When an Acknowledge signal is not returned, the
current condition is maintained.
The <TRX> is cleared to “0” by the hardware after a stop condition on the I2C bus is
detected or arbitration is lost.
SBIDBR are output on a bus after generating a start condition by writing “1” to the
SBICR2 <MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data
buffer register (SBIDBR) and set “1” to <ACK> beforehand.
writing “1” to the <MST, TRX, PIN>, and “0” to the <BB>. Do not modify the contents
of <MST, TRX, BB, PIN> until a stop condition is generated on a bus.
SBISR<BB> will be set to 1 if a start condition has been detected on the bus, and will
be cleared to 0 if a stop condition has been detected.
Transmitter/Receiver selection
Start/Stop condition generation
Set the SBICR2<TRX> to “1” for operating the TMP92CF26A as a transmitter.
In Slave Mode,
The <TRX> is set to “1” by the hardware if the direction bit (R/
In the Master Mode, after an Acknowledge signal is returned from the slave device,
When the SBISR<BB> is “0”, slave address and direction bit which are set to
When the <BB> is “1”, a sequence of generating a stop condition is started by
The state of the bus can be ascertained by reading the contents of SBISR<BB>.
A6
1
Figure 3.15.11 Stop condition generation
SDA pin
SCL pin
A5
2
92CF26A-356
Slave address and the direction bit
A4
3
A3
4
Stop condition
A2
5
A1
6
A0
7
R/ W
W
8
) sent from the
TMP92CF26A
Acknowledge
signal
2007-11-21
9