XC4VFX60-11FFG672I Xilinx Inc, XC4VFX60-11FFG672I Datasheet - Page 65

no-image

XC4VFX60-11FFG672I

Manufacturer Part Number
XC4VFX60-11FFG672I
Description
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX60-11FFG672I

Number Of Logic Elements/cells
56880
Number Of Labs/clbs
6320
Total Ram Bits
4276224
Number Of I /o
352
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-BBGA, FCBGA
For Use With
HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
Quantity:
1 238
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
0
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX60-11FFG672I
0
DCM Attributes
Table 2-6: DCM Attributes
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
CLK_FEEDBACK
CLKDV_DIVIDE
CLKFX_DIVIDE
CLKFX_MULTIPLY
CLKIN_DIVIDE_BY_2
CLKIN_PERIOD
CLKOUT_PHASE_SHIFT
DCM Attribute Name
R
A handful of DCM attributes govern the DCM functionality.
applicable DCM attributes. This section provides a detailed description of each attribute.
For more information on applying these attributes in UCF, VHDL, or Verilog code, refer to
the Constraints Guide at:
http://www.support.xilinx.com/support/software_manuals.htm
Determines the type of feedback
applied to CLKFB.
Controls CLKDV such that the
source clock is divided by N.
This feature provides automatic
duty cycle correction such that the
CLKDV output pin has a 50/50
duty cycle always in low-frequency
mode, as well as for all integer
values of the division factor N in
high-frequency mode.
Sets the divisor (D) value of CLKFX.
The CLKFX frequency equals the
effective CLKIN frequency
multiplied by M/D.
Sets the multiply (M) of CLKFX.
The CLKFX frequency equals the
effective CLKIN frequency
multiplied by M/D.
Allows for the input clock
frequency to be divided in half
when necessary to meet the DCM
input clock frequency requirements.
Specifies the source clock period to
help the DCM adjust for optimum
CLKFX/CLKFX180 outputs.
Specifies the phase-shift mode.
Description
www.xilinx.com
String: “1X” or “NONE”
Real:
1.5, 2.0, 2.5, 3.0, 3.5, 4.0, 4.5, 5.0,
5.5, 6.0, 6.5, 7.0, 7.5, 8, 9, 10, 11,
12, 13, 14, 15, 16
Integer: 1 to 32
Integer: 2 to 32
Boolean: FALSE or TRUE
Real in ns
String: “NONE”, “FIXED”,
“VARIABLE_POSITIVE”,
“VARIABLE_CENTER”, or
“DIRECT”
Values
Table 2-6
summarizes all the
1X
2.0
1
4
FALSE
0.0
NONE
DCM Attributes
Default Value
65

Related parts for XC4VFX60-11FFG672I