XC4VFX60-11FFG672I Xilinx Inc, XC4VFX60-11FFG672I Datasheet - Page 141

no-image

XC4VFX60-11FFG672I

Manufacturer Part Number
XC4VFX60-11FFG672I
Description
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX60-11FFG672I

Number Of Logic Elements/cells
56880
Number Of Labs/clbs
6320
Total Ram Bits
4276224
Number Of I /o
352
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-BBGA, FCBGA
For Use With
HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
Quantity:
1 238
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
0
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX60-11FFG672I
0
Additional Block RAM Primitives
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
In addition to RAMB16, some added block RAM primitives are available for Virtex-4
FPGA designers allowing the implementation of various block RAM sizes with preset
configurations.
The input and output data buses are represented by two buses for 9-bit width (8+1), 18-bit
width (16+2), and 36-bit width (32+4) configurations. The ninth bit associated with each
byte can store parity or error correction bits. No specific function is performed on this bit.
The separate bus for parity bits facilitates some designs. However, other designs safely use
a 9-bit, 18-bit, or 36-bit bus by merging the regular data bus with the parity bus.
Read/write and storage operations are identical for all bits, including the parity bits.
Some block RAM attributes can only be configured using the RAMB16 primitive (e.g.,
pipeline register, cascade, etc.). See the
Figure 4-10
DOPA, and the corresponding signals on port B are buses.
Table 4-6
lists the available dual-port primitives for synthesis and simulation.
shows the generic dual-port block RAM primitive. DIA, DIPA, ADDRA, DOA,
Figure 4-10: Dual-Port Block RAM Primitive
www.xilinx.com
DIA[X:0]
DIPA[X:0]
ADDRA[X:0]
WEA
ENA
SSRA
DIB[Y:0]
DIPB[Y:0]
ADDRB[Y:0]
WEB
ENB
SSRB
CLKA
CLKB
RAMB16_SX_SY
“Block RAM Attributes”
DOPA[#:0]
DOPB[#:0]
DOA[#:0]
DOB[#:0]
Additional Block RAM Primitives
ug070_4_10_071204
section.
141

Related parts for XC4VFX60-11FFG672I