XC4VFX60-11FFG672I Xilinx Inc, XC4VFX60-11FFG672I Datasheet - Page 327

no-image

XC4VFX60-11FFG672I

Manufacturer Part Number
XC4VFX60-11FFG672I
Description
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX60-11FFG672I

Number Of Logic Elements/cells
56880
Number Of Labs/clbs
6320
Total Ram Bits
4276224
Number Of I /o
352
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-BBGA, FCBGA
For Use With
HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
Quantity:
1 238
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
0
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX60-11FFG672I
0
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
Input DDR Primitive (IDDR)
R
Figure 7-8
signals.
primitive.
Table 7-3: IDDR Port Signals
Table 7-4: IDDR Attributes
Q1 and Q2
C
CE
D
R
S
DDR_CLK_EDGE
INIT_Q1
INIT_Q2
SRTYPE
Attribute Name
Name
Port
Table 7-4
shows the block diagram of the IDDR primitive.
Data outputs
Clock input port
Clock enable port
Data input (DDR)
Reset
Set
describes the various attributes available and default values for the IDDR
Function
Sets the IDDR mode of operation
with respect to clock edge
Sets the initial value for Q1 port
Sets the initial value for Q2 port
Set/Reset type with respect to
clock (C)
Figure 7-8: IDDR Primitive Block Diagram
www.xilinx.com
CE
D
C
Description
IDDR register outputs. Q1 is rising edge data, Q2 is
falling edge data.
The C pin represents the clock input pin.
The enable pin affects the loading of data into the DDR
flip-flop. When Low, clock transitions are ignored and
new data is not loaded into the DDR flip-flop. CE must
be High to load new data into the DDR flip-flop.
IDDR register input from IOB.
Synchronous/Asynchronous reset pin. Reset is asserted
High.
Synchronous/Asynchronous set pin. Set is asserted
High.
R
S
IDDR
ug070_7_08_071404
Q1
Q2
Description
OPPOSITE_EDGE (default),
SAME_EDGE,
SAME_EDGE_PIPELINED
0 (default), 1
0 (default), 1
ASYNC, SYNC (default)
Table 7-3
Possible Values
lists the IDDR port
ILOGIC Resources
327

Related parts for XC4VFX60-11FFG672I