LFXP2-5E-5FTN256I Lattice, LFXP2-5E-5FTN256I Datasheet - Page 74
LFXP2-5E-5FTN256I
Manufacturer Part Number
LFXP2-5E-5FTN256I
Description
FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet
1.LFXP2-8E-5FTN256I.pdf
(341 pages)
Specifications of LFXP2-5E-5FTN256I
Number Of Macrocells
5000
Number Of Programmable I/os
172
Data Ram Size
169984
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
169984
Number Of I /o
172
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
Lattice
Quantity:
135
Company:
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
LATTICE
Quantity:
23
Company:
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
LATTICE
Quantity:
20 000
- Current page: 74 of 341
- Download datasheet (10Mb)
Lattice Semiconductor
LatticeXP2 Internal Switching Characteristics
PFU/PFF Logic Mode Timing
t
t
t
t
t
t
t
t
t
t
PFU Dual Port Memory Mode Timing
t
t
t
t
t
t
t
PIO Input/Output Buffer Timing
t
t
IOLOGIC Input/Output Timing
t
t
t
t
t
t
t
t
LUT4_PFU
LUT6_PFU
LSR_PFU
SUM_PFU
HM_PFU
SUD_PFU
HD_PFU
CK2Q_PFU
RSTREC_PFU
RST_PFU
CORAM_PFU
SUDATA_PFU
HDATA_PFU
SUADDR_PFU
HADDR_PFU
SUWREN_PFU
HWREN_PFU
IN_PIO
OUT_PIO
SUI_PIO
HI_PIO
COO_PIO
SUCE_PIO
HCE_PIO
SULSR_PIO
HLSR_PIO
RSTREC_PIO
Parameter
LUT4 delay (A to D inputs to F
output)
LUT6 delay (A to D inputs to OFX
output)
Set/Reset to output of PFU (Asyn-
chronous)
Clock to Mux (M0,M1) Input
Setup Time
Clock to Mux (M0,M1) Input Hold
Time
Clock to D input setup time
Clock to D input hold time
Clock to Q delay, (D-type Register
Configuration)
Asynchronous reset recovery
time for PFU Logic
Asynchronous reset time for PFU
Logic
Clock to Output (F Port)
Data Setup Time
Data Hold Time
Address Setup Time
Address Hold Time
Write/Read Enable Setup Time
Write/Read Enable Hold Time
Input Buffer Delay (LVCMOS25)
Output Buffer Delay (LVCMOS25)
Input Register Setup Time (Data
Before Clock)
Input Register Hold Time (Data
after Clock)
Output Register Clock to Output
Delay
Input Register Clock Enable
Setup Time
Input Register Clock Enable Hold
Time
Set/Reset Setup Time
Set/Reset Hold Time
Asynchronous reset recovery
time for IO Logic
Description
Over Recommended Operating Conditions
-0.206
-0.146
-0.080
-0.061
-0.294
-0.022
0.154
0.061
0.002
0.239
0.295
0.158
0.583
0.062
0.032
0.184
0.228
Min.
—
—
—
—
—
—
—
—
—
—
-7
3-19
0.216
0.304
0.720
0.342
0.520
0.720
1.082
0.858
1.561
0.608
Max.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
-0.240
-0.169
-0.086
-0.057
-0.333
-0.025
0.151
0.077
0.003
0.275
0.333
0.182
0.893
0.322
0.037
0.201
0.247
Min.
1
—
—
—
—
—
—
—
—
—
—
DC and Switching Characteristics
-6
LatticeXP2 Family Data Sheet
0.238
0.399
0.769
0.363
0.634
0.769
1.267
0.766
1.403
0.661
Max.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
-0.274
-0.193
-0.053
-0.371
-0.028
-0.093
0.148
0.093
0.003
0.312
0.371
0.207
1.201
0.482
0.041
0.217
0.266
Min.
—
—
—
—
—
—
—
—
—
—
-5
0.260
0.494
0.818
0.383
0.748
0.818
1.452
0.674
1.246
0.715
Max.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for LFXP2-5E-5FTN256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 146I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 172I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 100 I/O Inst on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 100I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeXP2 Family 5000 Cells Flash Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP2 Family 5000 Cells Flash Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC DSP 5KLUTS 100I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 5KLUTS 86I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 5KLUTS 86I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 5KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 5KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 5KLUTS 172I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 5KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 5KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 5KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet: