LFXP2-5E-5FTN256I Lattice, LFXP2-5E-5FTN256I Datasheet - Page 120

FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd

LFXP2-5E-5FTN256I

Manufacturer Part Number
LFXP2-5E-5FTN256I
Description
FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet

Specifications of LFXP2-5E-5FTN256I

Number Of Macrocells
5000
Number Of Programmable I/os
172
Data Ram Size
169984
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
169984
Number Of I /o
172
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
Lattice
Quantity:
135
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
LATTICE
Quantity:
23
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP2-5E-5FTN256I
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
LatticeXP2 sysIO Usage Guide
Appendix B. sysIO Attributes Using the Design Planner User Interface
Designers can assign sysIO buffer attributes using the Design Planner GUI available in the ispLEVER design tool.
The Pin Attribute Sheet list all the ports in a design and all the available sysIO attributes as preferences. By clicking
on each of these cells, a list of all the valid I/O preference for that port is displayed. Each column takes precedence
over the next. Therefore, when a particular IO_TYPE is chosen, the DRIVE, PULLMODE and SLEWRATE columns
will only list the valid combinations for that IO_TYPE. The pin locations can be locked using the pin location column
of the Pin Attribute sheet. Right-clicking on a cell will list the available pin locations. The Spreadsheet View will also
conduct a DRC check to search for any incorrect pin assignments.
Designers can enter DIN/DOUT preferences using the Cell Attributes sheet of the Preference Editor. All the prefer-
ences assigned using the Preference Editor are written into the preference file (.prf).
Figures 8-2 and 8-3 show the Pin Attribute sheet and the Cell Attribute sheet views of the preference editor. For fur-
ther information on how to use the Preference Editor, refer to the ispLEVER Help documentation in the Help menu
option of the software.
Figure 8-2. Port Attributes Tab
Figure 8-3. Cell Attributes Tab
8-16

Related parts for LFXP2-5E-5FTN256I