HD64F2218UTF24 Renesas Electronics America, HD64F2218UTF24 Datasheet - Page 491

• Manufacturer Part Number: HD64F2218UTF24
• Description: IC H8S MCU FLASH 128K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2200r

Specifications of HD64F2218UTF24

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 24MHz
• Connectivity: SCI, SmartCard, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 69
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• For Use With: 3DK2218-SS - KIT DEV H8S/2218 WINDOWS SIDESHW
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

12.7.8
Data reception in Smart Card interface mode uses the same operation procedure as for normal
serial communication interface mode. Figure 12.32 illustrates the retransfer operation when the
SCI is in receive mode.
1. If an error is found when the received parity bit is checked, the PER bit in SSR is automatically
2. The RDRF bit in SSR is not set for a frame in which an error has occurred.
3. If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1,
Figure 12.33 shows a flowchart for reception. A sequence of receive operations can be performed
automatically by specifying the DMAC to be activated using an RXI interrupt source. In a receive
operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI
request is designated beforehand as a DMAC activation source, the DMAC will be activated by the
RXI request, and the receive data will be transferred. The RDRF flag is cleared to 0 automatically
when data is transferred by the DMAC. If an error occurs in receive mode and the ORER or PER
flag is set to 1, a transfer error interrupt (ERI) request will be generated. Hence, so the error flag
must be cleared to 0. In the event of an error, the DMAC is not activated and receive data is
skipped. Therefore, receive data is transferred for only the specified number of bytes in the event
of an error. Even when a parity error occurs in receive mode and the PER flag is set to 1, the data
that has been received is transferred to RDR and can be read from there.
Note: For details on receive operations in block transfer mode, refer to section 12.4, Operation in
set to 1. If the RIE bit in SCR is set at this time, an ERI interrupt request is generated. The PER
bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
the receive operation is judged to have been completed normally, and the RDRF flag in SSR is
automatically set to 1. If the RIE bit in SCR is enabled at this time, an RXI interrupt request is
generated.
Asynchronous Mode.
RDRF
PER
Serial Data Reception (Except for Block Transfer Mode)
Ds
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
Figure 12.32 Retransfer Operation in SCI Receive Mode
nth transfer frame
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Retransferred frame
Rev.7.00 Dec. 24, 2008 Page 435 of 698
(DE)
Ds D0 D1 D2 D3 D4
Transfer
frame n + 1
REJ09B0074-0700