IPR-NIOS Altera, IPR-NIOS Datasheet - Page 103

no-image

IPR-NIOS

Manufacturer Part Number
IPR-NIOS
Description
IP NIOS II MEGACORE RENEW
Manufacturer
Altera
Type
MegaCorer
Datasheet

Specifications of IPR-NIOS

License
Renewal License
Lead Free Status / RoHS Status
Not applicable / Not applicable
Chapter 3: Programming Model
Instruction Set Categories
Table 3–42. Comparison Instructions
Table 3–43. Shift and Rotate Instructions
December 2010 Altera Corporation
cmpeq
cmpne
cmpge
cmpgeu
cmpgt
cmpgtu
cmple
cmpleu
cmplt
cmpltu
cmpeqi
cmpnei
cmpgei
cmpgeui
cmpgti
cmpgtui
cmplei
cmpleui
cmplti
cmpltui
rol
ror
roli
sll
slli
sra
srl
srai
srli
Instruction
Instruction
Comparison Instructions
Shift and Rotate Instructions
The rol and roli instructions provide left bit-rotation. roli uses an immediate value to specify the number
of bits to rotate. The ror instructions provides right bit-rotation.
There is no immediate version of ror, because roli can be used to implement the equivalent operation.
These shift instructions implement the << and >> operators of the C programming language. The sll, slli,
srl, srli instructions provide left and right logical bit-shifting operations, inserting zeros. The sra and
srai instructions provide arithmetic right bit-shifting, duplicating the sign bit in the most significant bit.
slli, srli and srai use an immediate value to specify the number of bits to shift.
The Nios II architecture supports a number of comparison instructions. All of these
compare two registers or a register and an immediate value, and write either one (if
true) or zero to the result register. These instructions perform all the equality and
relational operators of the C programming language. Refer to
The following instructions provide shift and rotate operations. The number of bits to
rotate or shift can be specified in a register or an immediate value. Refer to
==
!=
signed >=
unsigned >=
signed >
unsigned >
unsigned <=
unsigned <=
signed <
unsigned <
These instructions are immediate versions of the comparison operations. They compare the value of
a register and a 16-bit immediate value. Signed operations sign-extend the immediate value to
32-bits. Unsigned operations fill the upper bits with zero.
Description
Description
Nios II Processor Reference Handbook
Table
3–42.
Table
3–43.
3–57

Related parts for IPR-NIOS